Renesas R5F5631EDGFP#V0
- Part No.:
- R5F5631EDGFP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F5631EDGFP#V0.pdf
- Description:
- 32BIT MCU RX631
- Quantity:
- Payment:

- Shipping:

Inventory:3,735
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631EDGFP#V0 from Renesas is a 100 MHz 32-bit RX CPU core microcontroller in the RX631 Group, featuring 512 KB on-chip flash memory, 64 KB SRAM, 32 KB data flash, IEEE-754 single-precision FPU, and integrated 12-bit/10-bit A/D converters. It supports USB 2.0 full-speed host/function, CAN (2 channels), up to 13 SCI interfaces, I²C (4 channels), and operates from a 2.7–3.6 V supply across –40 to +85°C - used in industrial HMI and networked sensor gateway designs.
For engineers reviewing the R5F5631EDGFP#V0 datasheet, R5F5631EDGFP#V0 pinout, R5F5631EDGFP#V0 application, or R5F5631EDGFP#V0 equivalent, key selection considerations include its RX631 Group identity (no Ethernet MAC), LQFP-100 package with 78 GPIOs, 5-V-tolerant pins, and support for IEC60730-compliant safety functions including CRC, self-diagnostic A/D, and oscillation-stop detection.
Technical Context
The R5F5631EDGFP#V0 implements the CISC Harvard-architecture RX CPU with 5-stage pipeline, variable-length instructions, and MPU support. It executes at 165 DMIPS @ 100 MHz and integrates dual multiply-and-accumulate units plus a 32-bit multiplier completing one-cycle operations.
Its peripheral set excludes Ethernet MAC and SDRAM controller (distinguishing it from RX63N), but includes full-speed USB 2.0 OTG/host/function, CAN v2.0B (2 modules × 32 mailboxes), and parallel data capture unit (PDC) compatible with 512 KB flash variants - confirmed for this 100-pin LQFP configuration per Table 1.2.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK), enabling real-time deterministic execution |
| Flash Memory | 512 KB main flash, zero-wait-state access at 100 MHz for deterministic code fetch |
| SRAM | 64 KB on-chip SRAM, no wait states, supports instruction + operand storage |
| A/D Converter | 21-channel 12-bit S12AD + 8-channel 10-bit AD, 1.0 µs conversion time @ PCLK=50 MHz |
| USB Interface | Full-speed USB 2.0 host/function/OTG with 2 KB on-chip RAM buffer and bus/self-power mode |
| Operating Voltage | 2.7–3.6 V (VCC/AVCC0/VREFH/VCC_USB), 2.3–3.6 V battery backup (VBATT) |
| Temperature Range | –40°C to +85°C (D version), validated for industrial ambient operation |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 × 14 mm, 0.5 mm pitch, RoHS-compliant, with exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual 2.7–3.6 V domains (VCC/AVCC0/VREFH); 5-V-tolerant I/Os reduce external level-shifting needs |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal; enables precise timing for USB, CAN, and RTC |
| RESET | Active-low reset input | Accepts asynchronous de-bounced signal; triggers POR, LVD, and software-initiated reset sequences |
| USB_DP / USB_DM | USB 2.0 differential data pair | Integrated transceiver compliant with USB 2.0 full-speed signaling; no external PHY required |
| TXDn / RXDn | SCI asynchronous serial I/O | Up to 13 SCI channels available; supports LIN, smart-card, SPI/I²C emulation modes |
| AD000–AD020 | Analog input channels | 21 dedicated 12-bit A/D inputs with sample-and-hold; shared with GPIO pins (multiplexed) |
| DA0 / DA1 | 10-bit D/A converter outputs | Two independent voltage-output DACs (0–VREFH range), usable for analog waveform generation |
| MTU2_TIOAn / TIOBn | Timer pulse output/capture | 6-channel MTU2 unit supports PWM, phase counting, and A/D trigger generation |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE-754 single-precision hardware acceleration reduces firmware overhead for motor control or sensor fusion math |
| IEC60730 safety support | On-chip CRC calculator, A/D self-diagnostic, oscillation-stop detection, and IWDT enable Class B compliance |
| Low-power operation | 500 µA/MHz active current; four low-power modes (sleep, module-stop, software standby, deep software standby) |
| Flexible clock system | Multiple sources (HOCO/LOCO/ext. crystal/PLL); independent division/multiplication for ICLK/PCLK/FCLK/BCLK |
| Secure data handling | Data Encryption Unit (DEU) with AES-128/192/256 ECB/CBC modes for firmware and communication protection |
| Robust I/O architecture | 78 GPIOs with 5-V tolerance, programmable pull-up, open-drain, and switchable drive strength for mixed-voltage interfacing |
Applications
| Industrial HMI Panel | Smart Sensor Gateway |
|---|---|
|
Use Scenario: Local display, button interface, and local logic for factory-floor equipment monitoring. IC Role / Device Role / Timing Role: Main application controller executing GUI rendering, touch response, and real-time status updates via SCI/USB. Use Value: 100 MHz RX core + 512 KB flash enables responsive UI with local firmware updates; 12-bit A/D reads panel temperature and supply rails for health monitoring. |
Use Scenario: Aggregating Modbus RTU, CAN, and analog sensor data for edge preprocessing before Ethernet transmission. IC Role / Device Role / Timing Role: Protocol translation hub with deterministic timer-triggered A/D sampling and CAN message scheduling. Use Value: Dual CAN channels (32 mailboxes each) handle multi-node fieldbus traffic; USB host mode allows local configuration via flash drive without PC dependency. |
| Building Automation Controller | Medical Diagnostic Peripheral |
|
Use Scenario: HVAC zone controller managing fan speed, valve position, and environmental sensing with local fault logging. IC Role / Device Role / Timing Role: Real-time embedded controller with RTC-based scheduling, watchdog supervision, and nonvolatile data flash logging. Use Value: 32 KB reprogrammable data flash (100,000 cycles) stores calibration offsets and event logs; IEC60730 features support functional safety certification. |
Use Scenario: Portable ultrasound probe interface handling analog front-end digitization, beamforming prep, and USB streaming to host PC. IC Role / Device Role / Timing Role: Signal acquisition and protocol bridge between analog sensors and USB 2.0 host, synchronized by MTU2-triggered A/D conversions. Use Value: 1.0 µs A/D conversion time enables high-sample-rate acquisition; DEU encrypts patient data during USB transfer per HIPAA-aligned design requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5631EDGFP#30 | Same silicon, identical electrical specs; differs only in traceability marking and packaging (bulk vs. tape/reel) | No functional difference; suitable for same PCB layout and firmware | Select #30 for high-volume automated assembly requiring tape-and-reel delivery |
| R5F5630EDGFP#V0 | Lower flash (256 KB) and SRAM (32 KB); same RX631 core, peripherals, and package | Reduced memory footprint limits complex GUI or multi-protocol stacks | Choose when application fits within 256 KB flash and cost sensitivity outweighs future scalability |
Compared with R5F5631EDGFP#V0, the #30 variant offers identical performance with alternate packaging logistics, while the R5F5630EDGFP#V0 trades memory capacity for lower unit cost - both require no schematic or layout changes but differ in firmware compatibility and long-term feature headroom.
Availability
R5F5631EDGFP#V0 is available at Aetrix Electronics and suitable for industrial HMI, building automation controllers, smart sensor gateways, and medical diagnostic peripherals requiring stable component supply, long-lifecycle support, and RoHS-compliant manufacturing.
Supply support for R5F5631EDGFP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX631 Group - including R5F5631EDGFP#V0 - was designed for cost-sensitive industrial control applications requiring USB connectivity, CAN, robust analog integration, and functional safety support without Ethernet overhead.
FAQ
What is the maximum operating frequency and core type of the R5F5631EDGFP#V0?
The R5F5631EDGFP#V0 operates at a maximum frequency of 100 MHz using the 32-bit RX CPU core. This core delivers 165 DMIPS performance and includes a single-precision IEEE-754 floating-point unit, two multiply-and-accumulate units, and a 5-stage pipeline. Its architecture supports deterministic real-time execution critical for industrial control loops and USB/CAN protocol timing - all verified in the R01DS0098EJ0180 datasheet for the RX631 Group.
Does the R5F5631EDGFP#V0 include an Ethernet MAC controller?
No, the R5F5631EDGFP#V0 does not include an Ethernet MAC controller. It belongs to the RX631 Group, which explicitly excludes Ethernet functionality - unlike the RX63N Group. This distinction is confirmed in Table 1.2 of the R01DS0098EJ0180 datasheet, where "Ethernet controller" is marked "Not available" for all RX631 packages, including the 100-pin LQFP variant of R5F5631EDGFP#V0.
What memory resources are integrated into the R5F5631EDGFP#V0?
The R5F5631EDGFP#V0 integrates 512 KB of on-chip flash memory (zero-wait-state at 100 MHz), 64 KB of SRAM, and 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. These resources are fixed for this part number per Table 1.3 in R01DS0098EJ0180 and support background programming/erasing (BGO) for firmware updates without halting application execution.
Which communication interfaces are supported by the R5F5631EDGFP#V0?
The R5F5631EDGFP#V0 supports USB 2.0 full-speed host/function/OTG (1 port), CAN (2 modules, 32 mailboxes each), up to 13 SCI channels (with LIN, SPI, and I²C emulation), 4 I²C interfaces (including FM+), 3 RSPI channels, and IEBus. It lacks Ethernet and SDRAM controller - confirmed in Table 1.2 of R01DS0098EJ0180 for the RX631 Group's 100-pin LQFP configuration.
Is the R5F5631EDGFP#V0 qualified for industrial temperature operation?
Yes, the R5F5631EDGFP#V0 is rated for industrial temperature operation from –40°C to +85°C (D version). This rating is specified in Table 1.3 of the R01DS0098EJ0180 datasheet and applies to all RX631 Group parts in LQFP-100 packaging, including R5F5631EDGFP#V0. The device also supports battery-backed RTC operation down to 2.3 V for extended low-power retention.
R5F5631EDGFP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 14x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631EDGFP#V0 FAQ
1.How can I place an order for R5F5631EDGFP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631EDGFP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631EDGFP#V0 reliable?
The price and inventory of R5F5631EDGFP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631EDGFP#V0 is usually 5 days.
3.What payment methods are accepted for R5F5631EDGFP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631EDGFP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631EDGFP#V0?
R5F5631EDGFP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631EDGFP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631EDGFP#V0?
For technical support, including R5F5631EDGFP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631EDGFP#V0 requirements.
6.How does Aetrix verify that R5F5631EDGFP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F5631EDGFP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631EDGFP#V0 meets industry standards.
7.What is the process for return or replacement of R5F5631EDGFP#V0?
All R5F5631EDGFP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631EDGFP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631EDGFP#V0 part is unused and in its original packaging.
Return procedure for R5F5631EDGFP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631EDGFP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

