Renesas R5F5631FDGFC#V0
- Part No.:
- R5F5631FDGFC#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
R5F5631FDGFC#V0.pdf
- Description:
- 32BIT MCU RX631 2M LQFP176 -40/+
- Quantity:
- Payment:

- Shipping:

Inventory:1,191
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631FDGFC#V0 from Renesas is a 100 MHz 32-bit RX631 Group microcontroller with integrated FPU, 165 DMIPS performance, 2 MB on-chip flash memory, 256 KB SRAM, and full-speed USB 2.0 host/function interface. It lacks Ethernet MAC and SDRAM controller-distinguishing it from the RX63N Group-and targets cost-optimized industrial control and HMI applications requiring deterministic real-time response.
For engineers reviewing the R5F5631FDGFC#V0 datasheet, R5F5631FDGFC#V0 pinout, R5F5631FDGFC#V0 application, or R5F5631FDGFC#V0 equivalent, key selection criteria include its 176-pin LQFP (PLQP0176KB-A) package, -40 to +85°C operating range, absence of Ethernet/SDRAM support, and inclusion of CAN, 13 SCI channels, 4 I²C interfaces, and dual 10-bit D/A converters.
Technical Context
The R5F5631FDGFC#V0 implements the RX CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code. It integrates a single-precision IEEE-754 FPU, two multiply-accumulate units, and a 32-bit multiplier executing in one cycle-enabling efficient motor control and sensor fusion algorithms.
Its peripheral set includes three CAN modules (ISO 11898-1 compliant), up to 13 SCI channels supporting asynchronous, SPI-like, and I²C-like modes, and a 12-bit A/D converter with 21 channels and sample-and-hold. The device supports four low-power modes and operates from a single 2.7–3.6 V supply with 500 µA/MHz active current consumption.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC with 5-stage pipeline, 100 MHz max frequency, 165 DMIPS performance |
| Memory | 2 MB flash (no wait states at 100 MHz), 256 KB SRAM, 32 KB data flash (100k write cycles) |
| FPU | Single-precision IEEE-754 compliant, enabling real-time floating-point math for control loops |
| Peripherals | 3× CAN (32 mailboxes each), 13× SCI, 4× I²C (1× FM+), 3× RSPI, 2× 10-bit D/A, 21× 12-bit A/D |
| Package & Temp | 176-pin LQFP (PLQP0176KB-A, 24 × 24 mm, 0.5 mm pitch), -40 to +85°C (D version) |
| Power | 2.7–3.6 V supply; 500 µA/MHz active current; four low-power modes including deep software standby |
Pinout & Package
Package: PLQP0176KB-A - 176-pin LQFP, 24 × 24 mm body, 0.5 mm pitch, exposed pad (thermal pad not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dedicated analog/digital power pins; decoupling required per Renesas layout guidelines |
| XTAL / EXTAL | Main clock oscillator input/output | Supports 4–16 MHz crystal; enables PLL-based 100 MHz system clock |
| RESET | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset ICs |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 full-speed interface | Integrated transceiver supports host/function/OTG; VBUS sensing enables role switching |
| TXD0 / RXD0 | SCI0 serial interface | Asynchronous UART mode; supports baud rates up to 15 Mbps (PCLK/8) |
| AD00–AD20 | Analog input channels | 21-channel 12-bit A/D with sample-and-hold; supports triggered conversion from MTU/TPU timers |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE-754 single-precision hardware acceleration reduces firmware overhead in PID control and filtering |
| Memory protection unit (MPU) | Enables secure partitioning of flash/SRAM for ASIL-B–capable safety-critical tasks |
| On-chip debugging | JTAG and FINE (2-wire) interfaces support non-intrusive real-time trace and breakpoint debugging |
| Low-power operation | Deep software standby mode retains SRAM and RTC while drawing <1 µA, ideal for battery-backed systems |
| CRC calculator | Hardware-accelerated CRC-8/16 generation using three polynomials for firmware integrity and communication checksums |
Applications
| Industrial PLC I/O Module | Smart Energy Meter |
|---|---|
Use Scenario: Standalone digital I/O expansion node with analog sensor inputs, relay outputs, and fieldbus connectivity. IC Role / Device Role / Timing Role: Main controller managing 21-channel A/D acquisition, 2-channel D/A output, CAN bus communication, and real-time task scheduling. Use Value: Integrated 2 MB flash stores firmware and calibration tables; 256 KB SRAM buffers high-frequency sensor data without external memory. | Use Scenario: Residential/utility smart meter with metrology, tamper detection, and HAN communication via USB or SCI. IC Role / Device Role / Timing Role: System-on-chip handling pulse counting, temperature compensation (via on-die sensor), RTC-based billing intervals, and secure firmware updates. Use Value: Hardware CRC and MPU enable IEC 60730 Class B compliance; USB 2.0 supports field technician configuration without additional interface ICs. |
| HMI Controller for Factory Automation | Motor Drive Control Board |
Use Scenario: Touch-enabled operator panel with local logic, display interface, and machine status reporting over CAN. IC Role / Device Role / Timing Role: Real-time UI processor running graphics stack, interpreting touch events, and synchronizing with motion controllers via CAN. Use Value: 13 SCI channels allow simultaneous connection to display, barcode scanner, and serial sensors; 100 MHz CPU ensures sub-10 ms UI response. | Use Scenario: Compact BLDC/PMSM drive with current sensing, PWM generation, fault monitoring, and host communication. IC Role / Device Role / Timing Role: Motion controller executing FOC algorithm using FPU, generating complementary PWM via MTU2, and sampling current via 12-bit A/D. Use Value: On-chip 256 KB SRAM holds motor control buffers and lookup tables; TPU/MTU2 timers provide precise phase-aligned PWM with dead-time insertion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NFDGFC#V0 | Same package and pinout; adds Ethernet MAC, SDRAM controller, and RTC battery backup | Suitable for networked gateways or edge nodes requiring TCP/IP stack offload | Select only if Ethernet or external memory expansion is required; otherwise R5F5631FDGFC#V0 offers lower BOM cost and power |
| R5F566TEBDFP#V0 | RX66T Group; higher 160 MHz CPU, enhanced MTU3 timers, no USB, different pinout (100-pin LQFP) | Optimized for servo/motor control with advanced PWM timing and encoder interfaces | Choose when needing >100 MHz deterministic timing for multi-axis motion control; not pin-compatible |
Compared with R5F563NFDGFC#V0, the R5F5631FDGFC#V0 omits Ethernet and SDRAM to reduce cost and power-ideal for standalone control. Versus R5F566TEBDFP#V0, it trades higher clock speed and motor-specific peripherals for broader general-purpose I/O and USB connectivity in the same footprint family.
Availability
R5F5631FDGFC#V0 is available at Aetrix Electronics and suitable for industrial PLC I/O modules, smart energy meters, HMI controllers, and motor drive control boards requiring stable component supply, long-term lifecycle assurance, and automotive-grade reliability validation.
Supply support for R5F5631FDGFC#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RX631 Group was designed for cost-sensitive, high-integration embedded applications where Ethernet is unnecessary-emphasizing rich analog/mixed-signal capability, real-time determinism, and functional safety support.
FAQ
What is the maximum operating frequency and core architecture of the R5F5631FDGFC#V0?
The R5F5631FDGFC#V0 operates at a maximum frequency of 100 MHz using the 32-bit RX CPU core-a CISC Harvard architecture with 5-stage pipeline and variable-length instructions. Its 165 DMIPS performance and single-cycle 32-bit multiplier make it suitable for real-time control tasks. The R5F5631FDGFC#V0 does not include an Ethernet MAC, distinguishing it from the RX63N Group.
Does the R5F5631FDGFC#V0 support USB functionality, and what modes are available?
Yes, the R5F5631FDGFC#V0 integrates a full-speed USB 2.0 host/function module supporting host, function, and OTG operation at 12 Mbps. It includes an on-chip transceiver and 2 KB RAM buffer, enabling direct connection to USB peripherals without external PHY. The R5F5631FDGFC#V0 supports both self-powered and bus-powered configurations, with VBUS sensing for automatic role negotiation.
How much on-chip memory does the R5F5631FDGFC#V0 provide, and what are its access characteristics?
The R5F5631FDGFC#V0 features 2 MB of on-chip flash memory with zero wait-state operation at 100 MHz, 256 KB of SRAM also with zero wait states, and 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. All memory blocks are accessible by the CPU and DMA controllers without performance penalty, enabling deterministic real-time execution critical for industrial control. This configuration is fixed for the R5F5631FDGFC#V0 variant.
What analog peripherals are integrated into the R5F5631FDGFC#V0, and how are they configured?
The R5F5631FDGFC#V0 integrates a 12-bit A/D converter with 21 input channels and sample-and-hold, a separate 10-bit A/D converter with 8 channels, and two independent 10-bit D/A converters. Conversion can be triggered by software, timer events (MTU2/TPU/TMR), or external signals. The on-die temperature sensor feeds into the 12-bit A/D, providing ±1°C accuracy for thermal monitoring-key for R5F5631FDGFC#V0-based motor or power supply designs.
Is the R5F5631FDGFC#V0 pin-compatible with other RX63x devices, and what package does it use?
The R5F5631FDGFC#V0 uses the PLQP0176KB-A package: a 176-pin LQFP with 24 × 24 mm body and 0.5 mm pitch. It shares pinout compatibility with other RX631 Group devices in the same package (e.g., R5F563NFDGFC#V0), but differs from RX63N variants that include Ethernet pins. Pin functions are defined in the R01DS0098EJ0180 datasheet, and the R5F5631FDGFC#V0 requires dedicated power sequencing and decoupling per Renesas layout recommendations.
R5F5631FDGFC#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631FDGFC#V0 FAQ
1.How can I place an order for R5F5631FDGFC#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631FDGFC#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631FDGFC#V0 reliable?
The price and inventory of R5F5631FDGFC#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631FDGFC#V0 is usually 5 days.
3.What payment methods are accepted for R5F5631FDGFC#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631FDGFC#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631FDGFC#V0?
R5F5631FDGFC#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631FDGFC#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631FDGFC#V0?
For technical support, including R5F5631FDGFC#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631FDGFC#V0 requirements.
6.How does Aetrix verify that R5F5631FDGFC#V0 is sourced from the original manufacturer or authorized distributors?
All R5F5631FDGFC#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631FDGFC#V0 meets industry standards.
7.What is the process for return or replacement of R5F5631FDGFC#V0?
All R5F5631FDGFC#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631FDGFC#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631FDGFC#V0 part is unused and in its original packaging.
Return procedure for R5F5631FDGFC#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631FDGFC#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

