Renesas R5F5631FHDFB#V0
- Part No.:
- R5F5631FHDFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F5631FHDFB#V0.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,798
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631FHDFB#V0 from Renesas is a 100 MHz 32-bit RX631 Group microcontroller with integrated FPU, 2 MB flash, 256 KB SRAM, and 32 KB data flash. It features 10- and 12-bit A/D converters (21+8 channels), dual 10-bit D/A outputs, Ethernet MAC (not present in RX631), USB 2.0 host/function/OTG, CAN, RTC, and AES encryption - designed for industrial control and networked embedded systems requiring deterministic real-time performance and secure connectivity.
For engineers reviewing the R5F5631FHDFB#V0 datasheet, R5F5631FHDFB#V0 pinout, R5F5631FHDFB#V0 application, or R5F5631FHDFB#V0 equivalent, this MCU delivers verified 165 DMIPS throughput, IEEE-754 single-precision floating-point support, 133 GPIOs (18 5-V tolerant), and IEC60730-compliant safety functions including CRC, self-diagnostic A/D, and oscillation-stop detection - critical for functional safety certification in motor drives and building automation.
Technical Context
The R5F5631FHDFB#V0 implements the CISC Harvard-architecture RX CPU core with 5-stage pipeline, variable-length instructions, and memory protection unit (MPU). It operates at up to 100 MHz with 10 ns zero-wait-state flash access and supports little-endian or big-endian data arrangement.
Its peripheral set includes three CAN modules (32 mailboxes each), four I²C interfaces (1 Mbps max), thirteen SCI channels with flexible modes (asynchronous, SPI/I²C emulation, LIN), and dedicated DMA controllers (DMAC, EXDMAC, DTC) for offloading Ethernet, USB, and sensor data transfers - enabling concurrent high-bandwidth communication without CPU saturation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard architecture with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Clock Frequency | 100 MHz system clock (ICLK); peripheral clock (PCLK) up to 50 MHz |
| Memory | 2 MB on-chip flash (no wait states), 256 KB SRAM, 32 KB reprogrammable data flash (100k cycles) |
| Analog Peripherals | 21-channel 12-bit A/D (1 µs conversion), 8-channel 10-bit A/D, 2-channel 10-bit D/A, on-die temperature sensor (±1°C) |
| Communication | USB 2.0 full-speed host/function/OTG, 3× CAN (ISO11898-1), 4× I²C (1 Mbps), 13× SCI, 3× RSPI, 1× IEBus |
| Security & Safety | AES-128/192/256 encryption/decryption (ECB/CBC), CRC calculator, IWDT, self-diagnostic A/D, oscillation-stop detection |
| Power & Temp | 2.7–3.6 V supply; -40°C to +85°C operating range (D version); 500 µA/MHz active current |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 × 20 mm, 0.5 mm pitch, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, VREFH | Core/analog power supply | 2.7–3.6 V main supply; VREFH sets 10-/12-bit A/D reference voltage |
| VBATT | Battery backup supply | 2.3–3.6 V input for RTC retention during main power loss |
| XTAL/EXTAL | Main crystal oscillator interface | Supports 4–16 MHz external crystal for precise system timing |
| MD0/MD1 | Mode selection pins | Configure boot mode (single-chip, ROM-enabled/disabled expansion) |
| RESET | Active-low reset input | Hardware reset assertion; internal POR/LVD also available |
| IRQ0–IRQ15 | External interrupt inputs | 16 dedicated edge-triggered interrupt pins for fast event response |
| ETXD0–ETXD3, ERXD0–ERXD3, ETX_EN, ERX_DV, ECRS, ECOL, EMDC, EMDO | Ethernet MII interface | Full MII physical layer interface (10/100 Mbps); not used in RX631 group |
Key Features
| Feature | Design Value |
|---|---|
| Floating-Point Unit (FPU) | IEEE-754 single-precision 32-bit FPU enables real-time math-intensive tasks (e.g., motor vector control, sensor fusion) |
| IEC60730 Compliance Support | Integrated hardware features - CRC calculator, IWDT, oscillation-stop detection, A/D self-test - reduce software certification burden |
| Flexible Clock System | Dual PLL + HOCO/LOCO oscillators allow independent scaling of ICLK, PCLK, FCLK, BCLK - optimizing performance vs. power per subsystem |
| High-Density I/O | 133 general-purpose I/O pins with 5-V tolerance, open-drain, pull-up, and programmable drive strength - simplifies interfacing with legacy peripherals |
| Secure Data Handling | Dedicated DEU hardware accelerates AES encryption/decryption - essential for secure firmware updates and encrypted communications |
Applications
| Industrial Motor Control | Building Automation Gateway |
|---|---|
|
Use Scenario: Closed-loop servo drive with field-oriented control (FOC), position feedback, and EtherCAT or Modbus TCP communication. IC Role / Device Role / Timing Role: Main controller executing real-time FOC algorithm, managing PWM generation via MTU2/TPU, sampling current/voltage via 12-bit A/D, and handling Ethernet-based fieldbus protocol stack. Use Value: 100 MHz CPU + FPU delivers sub-µs current loop execution; 2 MB flash stores dual-application images; Ethernet MAC enables direct industrial network integration without external PHY. |
Use Scenario: Smart HVAC controller aggregating sensor data (temperature, CO₂, humidity) and coordinating actuators across BACnet/IP or KNX-over-IP networks. IC Role / Device Role / Timing Role: Central processing node running RTOS, performing sensor fusion, scheduling HVAC sequences, and managing secure IP-based communication stacks. Use Value: Dual A/D converters sample 21 analog sensors simultaneously; AES engine secures OTA firmware updates; USB OTG allows local configuration via service tablet. |
| Medical Diagnostic Interface | Energy Metering Hub |
|
Use Scenario: Portable ultrasound front-end interface board digitizing analog RF signals and transmitting processed image frames over USB or Ethernet. IC Role / Device Role / Timing Role: High-speed data acquisition controller using PDC and DMA to stream sensor data into SRAM, then compressing and forwarding via USB/ETH. Use Value: 256 KB SRAM buffers multi-frame acquisitions; 133 GPIOs route trigger/control signals; USB 2.0 full-speed enables 12 Mbps bulk transfer to host PC. |
Use Scenario: DIN-rail mounted smart meter concentrator collecting data from 32+ sub-meters via RS485 (Modbus) and reporting via cellular/Ethernet backhaul. IC Role / Device Role / Timing Role: Protocol gateway translating between legacy serial meters and modern IP networks, with time-stamped data logging and tamper detection. Use Value: 3× CAN + 13× SCI support concurrent multi-protocol polling; RTC with battery backup ensures accurate timestamping; CRC engine validates firmware integrity during remote updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NFDHFB#V0 | RX63N Group variant with identical package (PLQP0144KA-A), same 2 MB flash/256 KB SRAM, but adds Ethernet MAC and SDRAM controller | Suitable where 10/100 Mbps Ethernet PHY interface and external SDRAM expansion are required | Select R5F563NFDHFB#V0 only if Ethernet MAC functionality is needed; R5F5631FHDFB#V0 omits Ethernet to reduce cost and complexity in non-networked applications |
| R5F566TEHDFB#V0 | RX66T Group MCU in same 144-pin LQFP package; 160 MHz CPU, 2 MB flash, 384 KB SRAM, enhanced timer (MTU3), no Ethernet, added encoder interface | Optimized for high-performance motor control with advanced position sensing (ABZ, UVW, SIN/COS) | Choose R5F566TEHDFB#V0 when higher PWM resolution, faster computation, or dedicated motor control peripherals outweigh the need for USB OTG or IEBus support |
Compared with R5F5631FHDFB#V0, R5F563NFDHFB#V0 adds Ethernet and SDRAM support at identical pin count and memory size, while R5F566TEHDFB#V0 trades USB/IEBus for motor-specific timers and 60 MHz higher CPU speed - making each alternative optimal only for distinct subsystem requirements rather than drop-in replacement.
Availability
R5F5631FHDFB#V0 is available at Aetrix Electronics and suitable for industrial motor control, building automation gateways, medical diagnostic interfaces, and energy metering hubs requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F5631FHDFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX631 Group is part of Renesas' RX family, engineered for high-performance, low-power embedded applications demanding real-time responsiveness, functional safety compliance, and rich peripheral integration - particularly in factory automation and infrastructure equipment.
FAQ
What is the maximum operating frequency and core type of the R5F5631FHDFB#V0?
The R5F5631FHDFB#V0 operates at a maximum frequency of 100 MHz and uses the 32-bit RX CPU core - a CISC Harvard-architecture design with 5-stage pipeline, variable-length instructions, and memory protection unit (MPU). It achieves 165 DMIPS performance and supports IEEE-754 single-precision floating-point operations, making it suitable for computationally intensive real-time tasks such as motor control and sensor fusion.
Does the R5F5631FHDFB#V0 include an Ethernet controller?
No, the R5F5631FHDFB#V0 does not include an Ethernet controller. It belongs to the RX631 Group, which explicitly excludes the Ethernet MAC and associated EDMAC found in the RX63N Group. This omission reduces cost and complexity for applications that rely on other communication interfaces like USB, CAN, or SCI - confirmed in Renesas documentation R01DS0098EJ0180, Table 1.2.
What memory resources are integrated in the R5F5631FHDFB#V0?
The R5F5631FHDFB#V0 integrates 2 MB of on-chip flash memory (zero-wait-state operation at 100 MHz), 256 KB of SRAM, and 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. These resources support complex firmware, real-time data buffering, and non-volatile parameter storage - all accessible without external memory components.
Which communication interfaces are supported by the R5F5631FHDFB#V0?
The R5F5631FHDFB#V0 supports USB 2.0 full-speed host/function/OTG, three CAN modules (ISO11898-1 compliant), four I²C interfaces (up to 1 Mbps), thirteen SCI channels (with asynchronous, SPI/I²C emulation, and LIN modes), three RSPI ports, and one IEBus interface. It lacks Ethernet and SDRAM controller - distinguishing it from RX63N variants.
Is the R5F5631FHDFB#V0 qualified for functional safety standards like IEC60730?
Yes, the R5F5631FHDFB#V0 includes hardware features supporting IEC60730 Class B compliance: oscillation-stop detection, CRC calculator (with selectable polynomials), independent watchdog timer (IWDT), self-diagnostic capability for the 10-bit A/D converter, and clock frequency measurement. These reduce software validation effort and enable robust failure detection in safety-critical embedded systems.
R5F5631FHDFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631FHDFB#V0 FAQ
1.How can I place an order for R5F5631FHDFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631FHDFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631FHDFB#V0 reliable?
The price and inventory of R5F5631FHDFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631FHDFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F5631FHDFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631FHDFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631FHDFB#V0?
R5F5631FHDFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631FHDFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631FHDFB#V0?
For technical support, including R5F5631FHDFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631FHDFB#V0 requirements.
6.How does Aetrix verify that R5F5631FHDFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F5631FHDFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631FHDFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F5631FHDFB#V0?
All R5F5631FHDFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631FHDFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631FHDFB#V0 part is unused and in its original packaging.
Return procedure for R5F5631FHDFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631FHDFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

