Renesas R5F5631GDDFB#V0
- Part No.:
- R5F5631GDDFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F5631GDDFB#V0.pdf
- Description:
- IC MCU 32BIT 1.5MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,666
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631GDDFB#V0 from Renesas is a 100 MHz, 32-bit RX CPU core microcontroller in the RX631 Group, featuring 128 KB SRAM, 2 MB on-chip flash memory (no wait states), 12-bit and 10-bit A/D converters (21 + 8 channels), dual 10-bit D/A outputs, Ethernet MAC support absent (RX631-specific), and operation over −40 to +105°C. It targets industrial control systems requiring deterministic real-time response, secure firmware updates, and multi-protocol connectivity without Ethernet PHY dependency.
For engineers reviewing the R5F5631GDDFB#V0 datasheet, R5F5631GDDFB#V0 pinout, R5F5631GDDFB#V0 application, or R5F5631GDDFB#V0 equivalent, this device delivers verified IEEE 754 single-precision FPU performance (165 DMIPS), AES-128/192/256 encryption via DEU, IEC60730-compliant self-diagnostic features, and full-speed USB 2.0 host/function/OTG with integrated transceiver - all in a 144-pin LQFP package with 5-V-tolerant I/Os.
Technical Context
The R5F5631GDDFB#V0 implements the CISC Harvard-architecture RX CPU core with 5-stage pipeline, variable-length instructions, and MPU-enforced memory protection. It executes at 100 MHz with 1-cycle 32×32-bit multiply and 2-cycle divide, supports little/big-endian data arrangement, and integrates JTAG/FINE debugging interfaces.
Its peripheral set includes three CAN modules (ISO 11898-1 compliant, 32 mailboxes each), up to 13 SCI channels (with UART, SPI, I²C, LIN, smart-card modes), four RIIC interfaces (1 Mbps max), three RSPI controllers, and a 128-Mbyte SDRAM interface - all clocked independently via configurable PCLK, BCLK, and FCLK domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard architecture with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables deterministic real-time task scheduling and sub-1 µs interrupt latency |
| Flash Memory | 2 Mbytes on-chip main flash, zero-wait-state access at 100 MHz for deterministic code execution |
| SRAM | 128 Kbytes on-chip SRAM, no-wait access, supports instruction + operand storage and deep software standby backup |
| A/D Converters | 21-channel 12-bit S12AD (1.0 µs conversion @ 50 MHz PCLK) + 8-channel 10-bit AD (self-diagnostic capability) |
| D/A Converters | 2-channel 10-bit DA output (0 V to VREFH), suitable for analog actuator control and calibration signals |
| Cryptographic Engine | Data Encryption Unit (DEU) supporting AES-128/192/256 in ECB/CBC modes for secure boot and firmware update |
| Operating Temperature | −40 to +105°C (G version), qualified for extended-temperature industrial environments including motor drives and PLCs |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 × 20 mm, 0.5-mm pitch, RoHS-compliant, with exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | 2.7–3.6 V core/analog supply; dedicated AVCC0 and VREFH pins ensure stable ADC/DAC reference |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal; PLL generates 100 MHz ICLK with jitter < ±50 ppm |
| RES# | Active-low reset input | Asynchronous hardware reset; compatible with open-drain push-pull drivers and RC debouncing networks |
| IRQ0–IRQ15 | External interrupt inputs | 16 dedicated edge-triggered pins with programmable polarity; support wake-up from low-power modes |
| USB_VBUS / USB_ID | USB OTG detection | Enables role switching between host and device; USB_ID pin selects OTG mode during enumeration |
| TXD0 / RXD0 | SCI0 asynchronous serial interface | Full-duplex UART channel with on-chip baud-rate generator; supports auto-baud detection and LIN protocol framing |
| AN000–AN020 | Analog input channels | 21 dedicated pins for 12-bit S12AD; includes internal sample-and-hold and selectable reference (VREFH/VSS) |
| DA0 / DA1 | Digital-to-analog outputs | Two buffered 10-bit voltage outputs; rail-to-rail swing referenced to VREFH, usable for sensor biasing or DAC-based control loops |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE 754 single-precision compliance enables deterministic math-intensive tasks (e.g., motor FOC, sensor fusion) without software emulation overhead |
| Memory Protection Unit (MPU) | Configurable region-based access control prevents unintended memory corruption across RTOS tasks or firmware partitions |
| IEC60730 Class B support | Integrated oscillation-stoppage detection, CRC calculator (X8/X16 polynomials), IWDT, and A/D self-test meet functional safety diagnostics requirements |
| Multi-protocol serial interfaces | 13 SCI channels (UART/SPI/I²C/LIN), 4 RIIC (1 Mbps), 3 RSPI, and 3 CAN modules enable concurrent fieldbus, HMI, and sensor network communication |
| Low-power operation | Four power modes (sleep, module-stop, software standby, deep software standby) with RTC battery backup and 500 µA/MHz active current optimize energy use in battery-backed applications |
| Unique ID & Secure Boot | 16-byte factory-programmed unique ID (G version only) combined with DEU enables cryptographic key binding and secure firmware authentication |
Applications
| Industrial PLC Controller | Smart Energy Meter |
|---|---|
Use Scenario: Real-time logic execution, analog sensor acquisition (voltage/current/temperature), and Modbus RTU/ASCII communication over RS-485. IC Role / Device Role / Timing Role: Central controller managing I/O scanning, PID loop execution, and secure firmware updates via USB or CAN. Use Value: 128 KB SRAM buffers multiple metering datasets; 21-channel 12-bit ADC captures high-fidelity waveform sampling; DEU ensures tamper-resistant firmware integrity. |
Use Scenario: Accurate kWh measurement, tariff switching, tamper detection, and DLMS/COSEM protocol handling over PLC or RF mesh. IC Role / Device Role / Timing Role: Metrology engine with simultaneous analog front-end control, secure data logging, and encrypted communication stack. Use Value: Dual 10-bit DACs generate precision calibration references; temperature sensor (±1°C) compensates metrology IC drift; AES-256 secures firmware and usage logs. |
| Factory Automation HMI | Building Management System (BMS) Gateway |
Use Scenario: Touchscreen GUI rendering, local alarm management, and EtherNet/IP or PROFINET slave interfacing via external PHY. IC Role / Device Role / Timing Role: Application processor running FreeRTOS with USB host (for flash drive updates) and CAN/RS-485 fieldbus bridging. Use Value: 100 MHz CPU handles graphics primitives and real-time event response; 144-pin LQFP provides ample GPIO for LED indicators and keypad scanning. |
Use Scenario: Protocol translation between BACnet MS/TP, LonWorks, and MQTT-over-WiFi/Ethernet for HVAC and lighting control. IC Role / Device Role / Timing Role: Edge gateway executing protocol stacks, time-synchronized scheduling, and secure OTA updates. Use Value: Three CAN modules interface legacy HVAC controllers; USB OTG enables field technician configuration; RTC with battery backup maintains schedule integrity during mains loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NEDDFB | RX63N Group variant with identical 144-pin LQFP package, 2 MB flash, 128 KB SRAM, but includes Ethernet MAC and EDMAC - adds 10/100 Mbps PHY interface capability | Suitable where LAN connectivity is required (e.g., industrial gateways with web server), but increases BOM cost and PCB layout complexity | Select R5F563NEDDFB only if Ethernet MAC functionality is mandatory; otherwise R5F5631GDDFB#V0 reduces design risk and cost in non-LAN applications |
| R5F566TDDFP | RX66T Group part in 100-pin LQFP, 1.5 MB flash, 384 KB SRAM, 200 MHz CPU, enhanced MTU3 timers, and built-in encoder interface - no DEU or USB OTG | Optimized for motor control (FOC, encoder feedback), lacks cryptographic acceleration and USB host capability | Choose R5F566TDDFP for high-performance motor drives; retain R5F5631GDDFB#V0 when security, USB, and broad serial protocol support outweigh raw CPU speed |
Compared with R5F563NEDDFB, R5F5631GDDFB#V0 removes Ethernet hardware to reduce EMI sensitivity and simplify layout, while retaining identical USB, CAN, and crypto capabilities; versus R5F566TDDFP, it trades higher clock speed for broader peripheral coverage and integrated security - making it optimal for secure, multi-interface industrial edge nodes.
Availability
R5F5631GDDFB#V0 is available at Aetrix Electronics and suitable for industrial automation, smart metering, and building management systems requiring stable component supply, long-term lifecycle assurance, and automotive-grade reliability under extended temperature conditions.
Supply support for R5F5631GDDFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT markets.
The RX631 Group is designed for high-integrity industrial applications demanding real-time determinism, functional safety compliance (IEC60730), and secure firmware execution - with R5F5631GDDFB#V0 delivering balanced performance, peripheral richness, and extended-temperature operation.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F5631GDDFB#V0?
The R5F5631GDDFB#V0 operates at a maximum frequency of 100 MHz using the 32-bit RX CPU core - a CISC Harvard architecture with 5-stage pipeline, variable-length instructions, and 165 DMIPS performance. It supports IEEE 754 single-precision floating-point operations, 32×32-bit multiplication in one cycle, and division in two cycles - enabling deterministic real-time control in industrial applications.
Does the R5F5631GDDFB#V0 include an Ethernet MAC controller?
No, the R5F5631GDDFB#V0 belongs to the RX631 Group, which excludes the Ethernet MAC and associated EDMAC peripherals present in the RX63N Group. This omission reduces pin count, power consumption, and layout complexity for applications that rely on external Ethernet PHYs or alternative connectivity such as CAN, USB, or RS-485 - confirmed in Renesas document R01DS0098EJ0180, Table 1.2.
What are the memory resources available on the R5F5631GDDFB#V0?
The R5F5631GDDFB#V0 integrates 2 Mbytes of on-chip flash memory (zero-wait-state access at 100 MHz), 128 Kbytes of on-chip SRAM (also zero-wait-state), and 32 Kbytes of reprogrammable data flash rated for 100,000 erase/write cycles. These resources support complex firmware, real-time data buffering, and secure parameter storage - all within a single-chip solution.
How does the R5F5631GDDFB#V0 support functional safety standards like IEC60730?
The R5F5631GDDFB#V0 includes hardware features required for Class B compliance: oscillation-stoppage detection, independent watchdog timer (IWDT) with dedicated LOCO clock, CRC calculator (supporting X8/X16 polynomials), self-diagnostic A/D converter test, and memory protection unit (MPU). These are documented in Renesas' R01DS0098EJ0180 and enable certified safety routines without external components.
What is the operating temperature range and package type of the R5F5631GDDFB#V0?
The R5F5631GDDFB#V0 is a G-version device rated for −40 to +105°C operation and housed in a PLQP0144KA-A package: a 144-pin LQFP measuring 20 × 20 mm with 0.5-mm pitch and RoHS-compliant finish. Its 5-V-tolerant I/Os and dedicated VREFH/AVCC0 pins ensure robust analog performance across the full temperature range.
R5F5631GDDFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631GDDFB#V0 FAQ
1.How can I place an order for R5F5631GDDFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631GDDFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631GDDFB#V0 reliable?
The price and inventory of R5F5631GDDFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631GDDFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F5631GDDFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631GDDFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631GDDFB#V0?
R5F5631GDDFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631GDDFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631GDDFB#V0?
For technical support, including R5F5631GDDFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631GDDFB#V0 requirements.
6.How does Aetrix verify that R5F5631GDDFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F5631GDDFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631GDDFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F5631GDDFB#V0?
All R5F5631GDDFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631GDDFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631GDDFB#V0 part is unused and in its original packaging.
Return procedure for R5F5631GDDFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631GDDFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

