Renesas R5F5631GDGFB#V0
- Part No.:
- R5F5631GDGFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F5631GDGFB#V0.pdf
- Description:
- 32BIT MCU RX631 1.5MB QFP144 -40
- Quantity:
- Payment:

- Shipping:

Inventory:4,320
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631GDGFB#V0 from Renesas is a 100 MHz 32-bit RX631 Group MCU with integrated FPU, 192 KB SRAM, 2 MB flash memory, and 32 KB data flash. It supports USB 2.0 host/function/OTG, CAN (2 channels), up to 13 SCI interfaces, 4 I²C channels, and 10-/12-bit A/D converters. Designed for industrial control systems requiring deterministic real-time response and functional safety support (IEC60730).
For engineers reviewing the R5F5631GDGFB#V0 datasheet, R5F5631GDGFB#V0 pinout, R5F5631GDGFB#V0 application, or R5F5631GDGFB#V0 equivalent, key selection criteria include its G-grade temperature range (−40°C to +105°C), LQFP-144 package with 111 GPIOs, absence of Ethernet MAC (distinguishing it from RX63N), and on-chip DEU for AES-128/192/256 encryption.
Technical Context
The R5F5631GDGFB#V0 implements the 32-bit RX CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions-enabling 165 DMIPS at 100 MHz. It integrates single-precision IEEE-754 FPU, memory protection unit (MPU), and JTAG/FINE debugging interfaces.
Its peripheral set includes dual CAN modules (ISO11898-1 compliant, 32 mailboxes each), USB 2.0 full-speed host/function/OTG controller with 2 KB buffer, and programmable pulse generator (PPG) synchronized to MTU2/TPU timers. The device omits Ethernet MAC and SDRAM controller-features exclusive to RX63N variants.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC core with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK), enabling deterministic real-time execution |
| Flash Memory | 2 MB on-chip main flash, zero-wait-state access at 100 MHz |
| SRAM | 192 KB on-chip SRAM, no-wait access for instruction and operand storage |
| Data Flash | 32 KB reprogrammable E² data flash, rated for 100,000 write/erase cycles |
| A/D Converters | 21-channel 12-bit S12AD (1 µs conversion @ 50 MHz PCLK) + 8-channel 10-bit AD |
| Temperature Range | −40°C to +105°C (G version), qualified for extended industrial environments |
| Package | LQFP-144 (PLQP0144KA-A), 20 × 20 mm, 0.5 mm pitch, 111 GPIOs |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 × 20 mm body, 0.5 mm pitch, exposed pad (thermal pad), RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual 2.7–3.6 V supply domains (core/analog/USB); decoupling required per Renesas layout guidelines |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal; enables PLL-based 100 MHz system clock |
| RESET | Active-low reset input | Accepts asynchronous de-bounced signal; triggers POR/LVD/interrupt-based reset sequences |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 full-speed interface pins | VBUS sensing enables bus-powered mode detection; DP/DM routed as controlled-impedance differential pair |
| TXD0 / RXD0 | SCI0 asynchronous serial interface | Configurable baud rate generator; supports LIN protocol via SCId channel |
| CAN0_TX / CAN0_RX | CAN controller channel 0 differential interface | Direct connection to ISO11898-1 transceiver; supports standard/extended frames and 32 mailboxes |
| AD00–AD20 | Analog input channels | 21 dedicated 12-bit ADC inputs with shared sample-and-hold; referenced to AVCC0/VREFH |
| DA0 / DA1 | 10-bit D/A converter outputs | Two independent voltage-output DACs (0 V to VREFH), usable for analog waveform generation or calibration |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE-754 single-precision hardware accelerator enabling real-time math-intensive control loops |
| Memory Protection Unit (MPU) | Configurable region-based access control for flash/SRAM, supporting IEC60730 Class B compliance |
| Data Encryption Unit (DEU) | Hardware AES engine (128/192/256-bit keys, ECB/CBC modes) for secure firmware updates and data confidentiality |
| Independent Watchdog Timer (IWDT) | Dedicated 14-bit counter driven by 125 kHz LOCO oscillator-immune to main clock failure |
| Real-time Clock (RTC) | Battery-backed calendar/clock with alarm, periodic interrupt, and time-capture on external event pins |
| Low-power operation | Four power modes (Sleep, All-module stop, Software standby, Deep software standby); 500 µA/MHz active current |
Applications
| Industrial PLC Controller | Smart Energy Meter |
|---|---|
|
Use Scenario: Central processing unit in DIN-rail mounted programmable logic controllers handling I/O scanning, ladder logic execution, and Modbus RTU/TCP gateway functions. IC Role / Device Role / Timing Role: Main application processor executing real-time control tasks with deterministic interrupt latency (<1 µs) and dual CAN for fieldbus communication. Use Value: 192 KB SRAM accommodates large runtime stacks and protocol buffers; 2 MB flash stores multiple firmware images and configuration data. |
Use Scenario: Firmware-executing metrology platform performing active/reactive energy calculation, tamper detection, and secure HAN communication via PLC or RF. IC Role / Device Role / Timing Role: System-on-chip managing metrology ADC sampling, cryptographic signing of consumption logs, and secure OTA updates. Use Value: Integrated 12-bit S12AD with sample-and-hold enables precise 3-phase voltage/current measurement; DEU ensures AES-encrypted firmware integrity. |
| Factory Automation Gateway | Medical Diagnostic Interface |
|
Use Scenario: Protocol translator bridging legacy RS-485 field devices (Modbus/Profibus) to Ethernet/IP or MQTT-based cloud infrastructure. IC Role / Device Role / Timing Role: Dual-role USB host (for configuration dongles) and function (for PC diagnostics), plus 13 SCI channels for multi-protocol serial interfacing. Use Value: 111 GPIOs enable flexible peripheral expansion; 4 I²C channels support sensor hubs and display controllers without external muxing. |
Use Scenario: Embedded controller in portable ultrasound or patient monitor front-end managing analog sensor conditioning, display timing, and regulatory-compliant logging. IC Role / Device Role / Timing Role: Safety-certified MCU executing IEC62304-compliant application code with CRC calculator and self-diagnostic A/D functionality. Use Value: Temperature sensor (±1°C accuracy) and IWDT provide hardware-level fault detection; G-grade rating ensures reliability in clinical thermal environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NEDDFB | RX63N variant with identical LQFP-144 package, 2 MB flash, 128 KB SRAM, but adds Ethernet MAC + EDMAC and removes SDRAM support | Suitable where 10/100 Mbps wired connectivity is required; not drop-in due to pinout changes (Ethernet PHY signals replace GPIOs) | Select when LAN integration is mandatory and PCB redesign is acceptable |
| R5F566TADDFB | RX66T variant with same LQFP-144 footprint, 2 MB flash, 384 KB SRAM, enhanced PWM timers (32-bit MTU3), no DEU or RTC | Optimized for motor control (3-phase inverters, encoder feedback); lacks crypto and battery-backed timekeeping | Choose for high-performance motor drive applications needing advanced timer synchronization and higher SRAM |
Compared with R5F5631GDGFB#V0, R5F563NEDDFB adds Ethernet but sacrifices GPIO count and requires layout changes, while R5F566TADDFB trades security and timing features for motor-control-specific peripherals and doubled SRAM-making each suitable only for distinct system architectures.
Availability
R5F5631GDGFB#V0 is available at Aetrix Electronics and suitable for industrial automation, smart metering, factory gateways, and medical diagnostic equipment requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for R5F5631GDGFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX631 Group is designed for cost-optimized industrial control applications demanding high computational throughput, functional safety support, and rich peripheral integration without Ethernet-targeting PLCs, HMIs, and energy infrastructure.
FAQ
What is the maximum operating frequency and core performance of the R5F5631GDGFB#V0?
The R5F5631GDGFB#V0 operates at a maximum frequency of 100 MHz using the 32-bit RX CPU core, delivering 165 DMIPS of processing performance. Its Harvard architecture with 5-stage pipeline and variable-length instructions enables ultra-compact code density and deterministic real-time execution critical for industrial control loops. The R5F5631GDGFB#V0 also includes a single-precision IEEE-754 floating-point unit for hardware-accelerated math operations.
Does the R5F5631GDGFB#V0 support Ethernet connectivity?
No, the R5F5631GDGFB#V0 does not include an Ethernet MAC or associated EDMAC controller. It belongs to the RX631 Group, which explicitly excludes Ethernet functionality-unlike the RX63N Group. This omission reduces pin count and simplifies PCB design for applications where wired LAN is unnecessary. For Ethernet-enabled alternatives, consider RX63N variants such as R5F563NEDDFB, though they require board-level changes due to different pin assignments.
What are the memory resources available on the R5F5631GDGFB#V0?
The R5F5631GDGFB#V0 integrates 2 MB of on-chip flash memory with zero-wait-state access at 100 MHz, 192 KB of high-speed SRAM, and 32 KB of reprogrammable data flash rated for 100,000 write/erase cycles. The flash supports both on-board and off-board programming, and the SRAM includes backup capability during deep software standby mode. These resources make the R5F5631GDGFB#V0 suitable for complex firmware with dual-bank updates and real-time data buffering.
How does the R5F5631GDGFB#V0 support functional safety standards like IEC60730?
The R5F5631GDGFB#V0 includes multiple hardware features for IEC60730 Class B compliance: oscillation-stoppage detection, built-in CRC calculator (with three polynomials), independent watchdog timer (IWDT) driven by a dedicated 125 kHz LOCO oscillator, self-diagnostic A/D converter test mode, and memory protection unit (MPU) for runtime memory access enforcement. These capabilities allow developers to implement robust runtime checks without external components-reducing BOM cost and board area. The R5F5631GDGFB#V0 is explicitly documented in Renesas' IEC60730 support materials.
What is the operating temperature range and package type of the R5F5631GDGFB#V0?
The R5F5631GDGFB#V0 is a G-grade device rated for −40°C to +105°C operation and housed in a 144-pin LQFP package (PLQP0144KA-A, 20 × 20 mm, 0.5 mm pitch). It provides 111 general-purpose I/O pins with 5-V tolerance on 18 pins, open-drain capability, and configurable pull-up resistors-enabling direct interfacing with industrial sensors and actuators. The exposed thermal pad improves heat dissipation in enclosed enclosures.
R5F5631GDGFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631GDGFB#V0 FAQ
1.How can I place an order for R5F5631GDGFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631GDGFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631GDGFB#V0 reliable?
The price and inventory of R5F5631GDGFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631GDGFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F5631GDGFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631GDGFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631GDGFB#V0?
R5F5631GDGFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631GDGFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631GDGFB#V0?
For technical support, including R5F5631GDGFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631GDGFB#V0 requirements.
6.How does Aetrix verify that R5F5631GDGFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F5631GDGFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631GDGFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F5631GDGFB#V0?
All R5F5631GDGFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631GDGFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631GDGFB#V0 part is unused and in its original packaging.
Return procedure for R5F5631GDGFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631GDGFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

