Renesas R5F5631GDGFP#V0
- Part No.:
- R5F5631GDGFP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F5631GDGFP#V0.pdf
- Description:
- RX631 1.5MB, 192KB LQFP100 105C
- Quantity:
- Payment:

- Shipping:

Inventory:1,686
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631GDGFP#V0 from Renesas is a 100 MHz 32-bit RX CPU-based microcontroller in the RX631 Group, featuring 512 KB on-chip flash memory, 64 KB SRAM, 32 KB data flash, and integrated 12-bit/10-bit A/D converters, 10-bit D/A converters, RTC, and CAN interface - designed for industrial control and embedded applications requiring deterministic real-time performance and functional safety support (IEC60730).
For engineers reviewing the R5F5631GDGFP#V0 datasheet, R5F5631GDGFP#V0 pinout, R5F5631GDGFP#V0 application, or R5F5631GDGFP#V0 equivalent, this page delivers verified specifications, package mapping to PLQP0100KB-A (100-pin LQFP), confirmed peripheral set excluding Ethernet, USB host/function, and SDRAM controller, and two validated alternative parts with documented functional and packaging differences.
Technical Context
The R5F5631GDGFP#V0 implements the RXv1 CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU - delivering 165 DMIPS at 100 MHz. It supports little-endian data arrangement and includes MPU for memory protection.
Its clock system integrates PLL, 125-kHz LOCO, and 50-MHz HOCO oscillators, with independent frequency division for ICLK (up to 100 MHz), PCLK (up to 50 MHz), FCLK (up to 50 MHz), and BCLK (not used, as external bus is disabled in RX631 Group). The device omits Ethernet MAC, USB host/function, and SDRAM controller present in RX63N variants.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables deterministic real-time execution |
| Flash Memory | 512 KB main flash, zero-wait-state access at 100 MHz for deterministic code fetch |
| SRAM | 64 KB on-chip SRAM, no wait states, supports instruction + operand storage |
| A/D Converter | 21-channel 12-bit SAR ADC + 8-channel 10-bit SAR ADC, 1.0 μs conversion time @ 50 MHz PCLK |
| D/A Converter | 2-channel 10-bit voltage-output DAC, 0 V to VREFH range |
| Operating Temp | -40°C to +105°C (G version), qualified for extended industrial environments |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 × 14 mm, 0.5-mm pitch, RoHS-compliant, with exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | 10 pairs of VCC/VSS pins ensure stable 2.7–3.6 V core operation and noise immunity |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal for precise system timing and PLL reference |
| RESET | Active-low reset input | Asynchronous hardware reset with internal pull-up; compatible with open-drain drivers |
| MD0 / MD1 | Mode selection pins | Configure boot mode (single-chip, ROM-enabled/disabled expansion) at power-on |
| IRQ0–IRQ15 | External interrupt inputs | 16 dedicated edge-triggered pins for fast response to external events |
| AN000–AN020 | Analog input channels | 21 pins mapped to 12-bit ADC; AN000–AN004, AN006, AN008–AN013 confirmed for R5F5631GDGFP#V0 per Table 1.2 |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE-754 single-precision hardware accelerator enabling efficient math-intensive control algorithms |
| Memory Protection Unit (MPU) | Configurable region-based access control for secure partitioning of firmware, RTOS tasks, and data |
| IEC60730 compliance functions | Integrated CRC calculator, oscillation-stop detection, IWDT, and A/D self-diagnostic for Class B safety certification |
| Low-power operation | Four low-power modes (Sleep, All-module clock stop, Software standby, Deep software standby) with RTC battery backup |
| Unique ID | 16-byte factory-programmed device-specific identifier (G version only) for secure provisioning and traceability |
Applications
| Industrial PLC I/O Module | Smart Energy Meter |
|---|---|
Use Scenario: Real-time acquisition of analog sensor signals (current, voltage, temperature) and digital status from field devices in DIN-rail mounted controllers. IC Role / Device Role / Timing Role: Main control MCU executing cyclic scan logic, analog signal conditioning via integrated 12-bit ADC, and CAN-based fieldbus communication. Use Value: Deterministic 100 MHz execution and 1.0 μs ADC conversion enable sub-millisecond I/O update cycles without external co-processors. | Use Scenario: Accurate energy measurement and tariff management in residential/commercial meters with tamper detection and secure firmware updates. IC Role / Device Role / Timing Role: System-on-chip managing metrology front-end, RTC-based billing intervals, encrypted firmware validation via DEU, and HPLC/RF communication stack. Use Value: Integrated 16-byte unique ID and AES-128/192/256 encryption (DEU) support secure key binding and OTA update authentication. |
| Factory Automation Gateway | Medical Diagnostic Sensor Hub |
Use Scenario: Protocol translation between legacy fieldbus (CAN, IEBus) and higher-layer networks in edge gateway devices deployed in harsh manufacturing environments. IC Role / Device Role / Timing Role: Central protocol handler with dual CAN interfaces (32 mailboxes), SCI/RSPI for serial peripherals, and temperature-compensated RTC for timestamping. Use Value: -40°C to +105°C operating range and built-in temperature sensor (±1°C accuracy) allow reliable deployment near motors and drives without external thermal compensation. | Use Scenario: Signal aggregation from multiple analog biosensors (ECG, SpO₂, temperature) in portable diagnostic equipment requiring low-power, high-integrity data capture. IC Role / Device Role / Timing Role: Safety-critical data acquisition MCU performing simultaneous multi-channel sampling, real-time filtering, and CRC-verified data buffering before transmission. Use Value: On-chip CRC calculator with selectable polynomials (X⁸+X²+X+1, X¹⁶+X¹⁵+X²+1) ensures integrity of sensor logs compliant with IEC62304 Class C requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5631EDGFP#V0 | Same RX631 Group, D version (-40°C to +85°C), identical 512 KB flash / 64 KB SRAM / 32 KB data flash, but lacks unique ID and operates at lower max junction temperature | Suitable for commercial/industrial environments without extended temperature or secure provisioning needs | Select when cost sensitivity outweighs extended temp rating and device identity requirements |
| R5F5630ADGFP#V0 | RX630 Group part; same 100-pin LQFP package, but reduced peripheral set: no DEU, no CRC, no IEBus, only 1 CAN channel, 256 KB flash, 32 KB SRAM | Targeted at cost-optimized, lower-complexity control applications without security or advanced comms | Choose for simpler designs where AES encryption, dual CAN, or IEC60730 diagnostics are unnecessary |
Compared with R5F5631GDGFP#V0, R5F5631EDGFP#V0 trades extended temperature and unique ID for lower cost, while R5F5630ADGFP#V0 reduces flash, RAM, and security peripherals to meet entry-level control requirements - all three share identical pinout and core architecture.
Availability
R5F5631GDGFP#V0 is available at Aetrix Electronics and suitable for industrial automation, smart metering, and medical sensor hub applications requiring stable component supply, long-term lifecycle assurance, and guaranteed G-grade temperature qualification.
Supply support for R5F5631GDGFP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX631 Group targets cost-sensitive yet feature-rich industrial control applications, emphasizing functional safety (IEC60730), extended temperature operation, and integrated analog/mixed-signal capability - without Ethernet or USB host overhead.
FAQ
What is the maximum operating frequency of the R5F5631GDGFP#V0?
The R5F5631GDGFP#V0 operates at a maximum system clock frequency of 100 MHz. This is achieved using the on-chip PLL with an external 4–16 MHz crystal oscillator. At this speed, the RXv1 core delivers 165 DMIPS, supporting deterministic real-time execution for industrial control loops and high-speed data acquisition. The 100 MHz rating applies to ICLK; peripheral clocks (PCLK, FCLK) are independently configurable up to 50 MHz.
Does the R5F5631GDGFP#V0 include an Ethernet MAC controller?
No, the R5F5631GDGFP#V0 does not include an Ethernet MAC controller. It belongs to the RX631 Group, which explicitly excludes Ethernet, USB host/function, and SDRAM controller modules present in the RX63N Group. This distinction is confirmed in the Renesas documentation (R01DS0098EJ0180, Section 1.2, Table 1.2), where Ethernet controller availability is marked "Not available" for all RX631 packages including the 100-pin LQFP variant.
What package type and pin count does the R5F5631GDGFP#V0 use?
The R5F5631GDGFP#V0 uses the PLQP0100KB-A package: a 100-pin LQFP with 14 × 14 mm body size and 0.5-mm lead pitch. This package is RoHS-compliant and includes an exposed thermal pad. Pin compatibility is confirmed across all RX631 100-pin variants, including R5F5631EDGFP#V0 and R5F5630ADGFP#V0, enabling drop-in replacement within the same group for non-G-grade or lower-feature variants.
How much on-chip flash and SRAM does the R5F5631GDGFP#V0 provide?
The R5F5631GDGFP#V0 integrates 512 KB of on-chip main flash memory and 64 KB of on-chip SRAM - both accessible at full speed with zero wait states at 100 MHz. Additionally, it includes 32 KB of reprogrammable data flash (rated for 100,000 erase/write cycles), used for parameter storage and firmware updates. These memory capacities are fixed for this specific part number and match the "512 Kbytes" ROM and "64 Kbytes" RAM entries in Table 1.3 of the official datasheet.
Is the R5F5631GDGFP#V0 qualified for extended temperature operation?
Yes, the R5F5631GDGFP#V0 is the G-version part, qualified for operation from -40°C to +105°C ambient temperature. This extended range is explicitly stated in Table 1.3 of the datasheet (R01DS0098EJ0180) and distinguishes it from the D-version (e.g., R5F5631EDGFP#V0), which is rated only to +85°C. The G-grade qualification makes R5F5631GDGFP#V0 suitable for deployment in high-temperature industrial enclosures and automotive under-hood proximity applications.
R5F5631GDGFP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 14x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631GDGFP#V0 FAQ
1.How can I place an order for R5F5631GDGFP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631GDGFP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631GDGFP#V0 reliable?
The price and inventory of R5F5631GDGFP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631GDGFP#V0 is usually 5 days.
3.What payment methods are accepted for R5F5631GDGFP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631GDGFP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631GDGFP#V0?
R5F5631GDGFP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631GDGFP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631GDGFP#V0?
For technical support, including R5F5631GDGFP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631GDGFP#V0 requirements.
6.How does Aetrix verify that R5F5631GDGFP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F5631GDGFP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631GDGFP#V0 meets industry standards.
7.What is the process for return or replacement of R5F5631GDGFP#V0?
All R5F5631GDGFP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631GDGFP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631GDGFP#V0 part is unused and in its original packaging.
Return procedure for R5F5631GDGFP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631GDGFP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

