My Inquiry
My Account
Renesas R5F5631JDGFP#V0
- Part No.:
- R5F5631JDGFP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F5631JDGFP#V0.pdf
- Description:
- 32BIT MCU RX631
- Quantity:
- Payment:
- Shipping:
Inventory:3,904
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631JDGFP#V0 from Renesas is a 100 MHz 32-bit RX CPU core microcontroller in the RX631 Group, featuring 1 MB on-chip flash memory, 128 KB SRAM, 32 KB data flash, IEEE-754 single-precision FPU, and integrated 12-bit/10-bit A/D converters. It supports CAN, USB 2.0 full-speed function mode, up to 13 SCI channels, 4 I²C interfaces, and operates across -40°C to +85°C.
For engineers reviewing the R5F5631JDGFP#V0 datasheet, R5F5631JDGFP#V0 pinout, R5F5631JDGFP#V0 application, or R5F5631JDGFP#V0 equivalent, key selection criteria include its 100-MHz real-time performance (165 DMIPS), Ethernet-free architecture optimized for cost-sensitive industrial control, deterministic USB-CAN gateway firmware execution, and support for IEC60730 Class B safety compliance via CRC, IWDT, and self-diagnostic A/D functions.
Technical Context
The R5F5631JDGFP#V0 implements the CISC Harvard-architecture RX CPU with 5-stage pipeline, variable-length instructions, and MPU-enforced memory protection-enabling deterministic real-time response in safety-critical embedded systems. Its clock system integrates PLL, HOCO (50 MHz), LOCO (125 kHz), and subclock oscillators, with independent frequency division for ICLK (100 MHz), PCLK (50 MHz), FCLK (50 MHz), and BCLK (50 MHz).
Peripheral integration includes three CAN modules (ISO 11898-1 compliant, 32 mailboxes each), dual 10-bit D/A converters, temperature sensor (±1°C), DEU AES-128/192/256 encryption engine, and dedicated DMA controllers (DMAC, EXDMAC, DTC) supporting background A/D conversion and USB/SCI transfers without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU, 73 basic + 8 FP + 9 DSP instructions |
| Memory | 1 MB flash (no wait states @100 MHz), 128 KB SRAM (no wait states), 32 KB reprogrammable data flash (100k cycles) |
| Analog Peripherals | 21-channel 12-bit A/D (1 µs/ch @50 MHz PCLK), 8-channel 10-bit A/D, 2-channel 10-bit D/A, on-die temperature sensor (±1°C) |
| Communication Interfaces | 3× CAN (ISO 11898-1), 13× SCI (async/clock-sync/smartcard/SPI/I²C modes), 4× I²C (1 Mbps), 3× RSPI, USB 2.0 full-speed function-only |
| Timers & Control | 16× TPU channels, 6× MTU2 channels, 4× TMR, 4× CMT, RTC with battery backup, IWDT with dedicated 125-kHz oscillator |
| Security & Safety | AES-128/192/256 (ECB/CBC) in DEU, CRC calculator (3 polynomials), register write protection, IEC60730 self-test features |
| Power & Environment | 2.7–3.6 V supply, 500 µA/MHz active current, 4 low-power modes, -40°C to +85°C operating range (D version) |
Pinout & Package
Package: PLQP0100KB-A, 100-pin LQFP, 14 × 14 mm, 0.5-mm pitch, RoHS-compliant, lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Core power / ground | 100-MHz operation requires stable 2.7–3.6 V supply; decoupling mandatory per Renesas layout guidelines |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystals; required for precise timing in CAN/USB/RTC applications |
| RESET | Active-low reset input | Asynchronous reset assertion halts CPU and peripherals; compatible with external POR/LVD circuits |
| MD0 / MD1 | Mode select pins | Determine boot source (on-chip ROM vs. external bus); must be held at defined logic levels during power-up |
| TXD0 / RXD0 | SCI0 serial transmit/receive | Default UART interface for debug console or host communication; supports baud rates up to 15 Mbps (PCLK/16) |
| TXD1 / RXD1 | SCI1 serial transmit/receive | Dedicated SCI channel for LIN protocol support (SCId variant); enables automotive body control diagnostics |
| TXD5 / RXD5 | SCI5 serial transmit/receive | Configurable as smart-card interface or clock-synchronous SPI; used for secure element communication |
| AD00–AD20 | Analog input channels | 21-pin group for 12-bit A/D; includes internal sample-and-hold and selectable reference (VREFH/VSS) |
| DA0 / DA1 | Digital-to-analog outputs | 2× 10-bit voltage-output DACs; rail-to-rail swing (0 V to VREFH), usable for analog sensor simulation or bias control |
| CAN0TX / CAN0RX | CAN0 differential transmitter/receiver | Direct connection to ISO 11898-1 transceiver; supports standard/extended frames and 32-mailbox FIFO buffering |
| USB_VBUS / USB_ID | USB function-mode detection | VBUS sensing enables automatic peripheral enumeration; ID pin selects OTG role (not active in RX631 Group) |
| IRQ0–IRQ15 | External interrupt inputs | 16 dedicated edge-triggered pins; support wake-up from all low-power modes with configurable priority levels |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Class B Support | Integrated CRC calculator, IWDT with dedicated oscillator, A/D self-diagnostic, and oscillation-stop detection enable certified functional safety firmware |
| USB Function-Only Architecture | Dedicated USB 2.0 full-speed controller with 2 KB on-chip RAM buffer eliminates need for external PHY; reduces BOM cost vs. host-capable variants |
| Multi-Channel CAN Gateway | Three independent CAN modules allow simultaneous bridging between CAN networks (e.g., chassis ↔ infotainment) with mailbox-based prioritization |
| Deterministic Real-Time Execution | MPU-enforced memory isolation, fast interrupt latency (< 0.5 µs), and 5-stage pipeline ensure jitter-free motor control loop timing |
| Low-Power System Management | Four software-selectable low-power modes (sleep, module-stop, software standby, deep software standby) with RTC and IWDT retention |
| Secure Firmware Updates | DEU AES engine enables authenticated, encrypted OTA updates; 16-byte unique ID supports device-specific key binding |
Applications
| Industrial PLC I/O Module | Automotive Body Control Unit |
|---|---|
|
Use Scenario: Compact DIN-rail-mounted I/O expansion module acquiring analog sensor data and driving relay outputs in factory automation. IC Role / Device Role / Timing Role: Central controller executing cyclic scan logic, managing 21-channel A/D sampling at 1 kHz, and synchronizing CAN-based fieldbus communication. Use Value: On-chip 12-bit A/D with sample-and-hold and 32 KB data flash enable local calibration storage and high-fidelity process monitoring without external ADCs. |
Use Scenario: Door module controlling window lift, mirror fold, and interior lighting via LIN and CAN networks in entry-level vehicles. IC Role / Device Role / Timing Role: LIN master (via SCId) interfacing with switches/sensors and CAN slave (CAN0) reporting status to central ECU. Use Value: Integrated LIN-capable SCI and three CAN channels eliminate external protocol translators, reducing PCB area and EMI risk. |
| Medical Infusion Pump Controller | Smart Energy Meter Interface |
|
Use Scenario: Safety-critical infusion pump requiring IEC60730 Class B compliance, precise motor control, and tamper-resistant firmware updates. IC Role / Device Role / Timing Role: Real-time executor of flow-rate algorithms using MTU2 PWM outputs and monitoring pressure sensors via 12-bit A/D. Use Value: Built-in CRC, IWDT, and A/D self-test provide hardware-enforced safety mechanisms-reducing certification effort versus discrete solutions. |
Use Scenario: Two-way communication interface between utility meter ASIC and HAN (Home Area Network) gateway over RS485 and M-Bus. IC Role / Device Role / Timing Role: Protocol bridge translating M-Bus physical layer events into CAN messages for home energy management systems. Use Value: Dual RSPI interfaces and 32 KB data flash support secure firmware field updates and persistent metering log storage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NEDDFP | RX63N Group; adds Ethernet MAC (10/100 Mbps), RMII/MII interface, and EDMAC; same 100-pin LQFP package | Required where wired network connectivity (e.g., Modbus TCP, HTTP server) is needed alongside CAN/USB | Select when Ethernet is mandatory; note higher power consumption and additional magnetics/PHY BOM cost |
| R5F566TJDDFP | RX66T Group; 160 MHz CPU, 2 MB flash, enhanced MTU3 timers, no USB function mode, adds EtherCAT slave support | Targeted at servo drive and motion control where cycle-accurate PWM and EtherCAT synchronization outweigh USB needs | Choose for high-performance motor control; avoid if USB device functionality or IEC60730 self-test features are essential |
Compared with R5F5631JDGFP#V0, R5F563NEDDFP adds Ethernet but increases complexity and cost, while R5F566TJDDFP trades USB and safety features for raw compute and motion control capability-making R5F5631JDGFP#V0 optimal for balanced industrial gateways and safety-certified devices.
Availability
R5F5631JDGFP#V0 is available at Aetrix Electronics and suitable for industrial PLC I/O modules, automotive body control units, medical infusion pumps, smart energy meters, and CAN-to-USB protocol converters requiring stable component supply and long-term lifecycle support.
Supply support for R5F5631JDGFP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX631 Group targets cost-optimized, safety-aware industrial and consumer applications-designed to deliver deterministic real-time performance, integrated analog peripherals, and IEC60730 compliance without Ethernet overhead.
FAQ
What is the maximum operating frequency and DMIPS rating of the R5F5631JDGFP#V0?
The R5F5631JDGFP#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance. This benchmark reflects its optimized RX CPU core executing real-world embedded code, including floating-point and DSP instructions, making it suitable for demanding control loops and protocol stacks in industrial applications.
Does the R5F5631JDGFP#V0 support Ethernet connectivity?
No, the R5F5631JDGFP#V0 belongs to the RX631 Group and does not include an Ethernet MAC or associated EDMAC controller. Ethernet capability is exclusive to the RX63N Group (e.g., R5F563NEDDFP). The R5F5631JDGFP#V0 focuses on CAN, USB function mode, and serial interfaces for cost-sensitive, non-networked edge nodes.
What safety certifications or built-in features does the R5F5631JDGFP#V0 support for IEC60730 compliance?
The R5F5631JDGFP#V0 includes hardware features required for IEC60730 Class B compliance: CRC calculator with three polynomials, independent watchdog timer (IWDT) with dedicated 125-kHz oscillator, oscillation-stop detection, self-diagnostic A/D converter test, and memory protection unit (MPU) for runtime code/data integrity enforcement-all documented in Renesas' functional safety manual R01UL0025EJ0100.
How much on-chip memory does the R5F5631JDGFP#V0 integrate, and what are its access characteristics?
The R5F5631JDGFP#V0 integrates 1 MB of on-chip flash memory (with zero wait states at 100 MHz), 128 KB of SRAM (zero wait states), and 32 KB of data flash rated for 100,000 erase/write cycles. Flash supports both on-board and off-board programming, while SRAM retains data during deep software standby when backed by VBATT.
What USB capabilities does the R5F5631JDGFP#V0 provide, and is host mode supported?
The R5F5631JDGFP#V0 includes a USB 2.0 full-speed function-only module compliant with the USB specification, supporting 12 Mbps transfers and self-/bus-powered operation. It does not support USB host or OTG modes-those are exclusive to the RX63N Group. The R5F5631JDGFP#V0's USB interface is intended for device-side connectivity such as firmware updates or HID-class peripherals.
R5F5631JDGFP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 14x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631JDGFP#V0 FAQ
1.How can I place an order for R5F5631JDGFP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631JDGFP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631JDGFP#V0 reliable?
The price and inventory of R5F5631JDGFP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631JDGFP#V0 is usually 5 days.
3.What payment methods are accepted for R5F5631JDGFP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631JDGFP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631JDGFP#V0?
R5F5631JDGFP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631JDGFP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631JDGFP#V0?
For technical support, including R5F5631JDGFP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631JDGFP#V0 requirements.
6.How does Aetrix verify that R5F5631JDGFP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F5631JDGFP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631JDGFP#V0 meets industry standards.
7.What is the process for return or replacement of R5F5631JDGFP#V0?
All R5F5631JDGFP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631JDGFP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631JDGFP#V0 part is unused and in its original packaging.
Return procedure for R5F5631JDGFP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631JDGFP#V0 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
