Renesas R5F5631KDDFB#V0
- Part No.:
- R5F5631KDDFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F5631KDDFB#V0.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,005
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631KDDFB#V0 from Renesas is a 100 MHz 32-bit RX CPU-based microcontroller in the RX631 Group, featuring 2 MB on-chip flash memory, 192 KB SRAM, 32 KB data flash, IEEE-754 single-precision FPU, and integrated 10-/12-bit A/D converters. It supports full-speed USB 2.0 host/function/OTG, CAN (2 channels), up to 13 SCI interfaces, 4 I²C channels, and operates from a single 2.7–3.6 V supply across –40 to +85°C. It targets industrial HMI, networked sensor nodes, and embedded control systems requiring deterministic real-time performance without Ethernet.
For engineers reviewing the R5F5631KDDFB#V0 datasheet, R5F5631KDDFB#V0 pinout, R5F5631KDDFB#V0 application, or R5F5631KDDFB#V0 equivalent, key selection criteria include its 176-pin LQFP package (PLQP0176KB-A), absence of Ethernet MAC (distinguishing it from RX63N), 2 MB flash/192 KB RAM configuration, USB OTG capability, and support for IEC60730 safety compliance functions including CRC, self-diagnostic A/D, and oscillation-stop detection.
Technical Context
The R5F5631KDDFB#V0 implements the RXv1 CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code density. It integrates a memory protection unit (MPU), JTAG/FINE debugging interfaces, and supports little-endian or big-endian data arrangement - configurable per external bus area.
Its clock system includes main crystal oscillator (4–16 MHz), internal 50 MHz HOCO and 125 kHz LOCO, PLL frequency synthesizer, and independent IWDT-dedicated oscillator. Peripheral clocks (PCLK, FCLK, BCLK) are independently configurable up to 50 MHz, while system clock (ICLK) runs at up to 100 MHz with no wait-state flash access.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz ICLK with zero-wait-state 2 MB flash access |
| Memory | 2 MB on-chip flash (no wait states), 192 KB SRAM, 32 KB reprogrammable data flash (100k cycles) |
| Analog Peripherals | 21-channel 12-bit A/D (1 µs conversion @ 50 MHz PCLK), 8-channel 10-bit A/D, 2-channel 10-bit D/A, on-die temperature sensor (±1°C) |
| Communication Interfaces | USB 2.0 full-speed host/function/OTG (1 port), CAN (2 modules, 32 mailboxes each), 13 SCI, 4 I²C (1 FM+), 3 RSPI, IEBus, PDC |
| Timers & Control | MTU2 (6-channel), TPU (12-channel), 4×TMR, 4×CMT, RTC with battery backup, IWDT, WDTA |
| Security & Safety | AES-128/192/256 DEU (ECB/CBC), CRC calculator (3 polynomials), register write protection, IEC60730 self-test features |
Pinout & Package
Package: PLQP0176KB-A - 176-pin LQFP, 24 × 24 mm, 0.5 mm pitch, RoHS-compliant, lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual 2.7–3.6 V domains (VCC, AVCC0, VREFH, VCC_USB); dedicated analog ground (AVSS0) |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal; enables precise timing and PLL reference |
| RTC_XT1 / RTC_XT2 | Sub-clock oscillator terminals | Connects 32.768 kHz crystal for RTC battery-backed operation (VBATT = 2.3–3.6 V) |
| USB_DP / USB_DM | USB 2.0 differential data lines | Full-speed (12 Mbps) interface with integrated transceiver; supports host, function, and OTG roles |
| TXDn / RXDn (SCI) | Asynchronous serial transmit/receive | Up to 13 SCI channels; configurable baud rate, LSB/MSB-first, smart-card mode, SPI/I²C emulation |
| TXDn / RXDn (CAN) | CAN bus physical layer interface | Two independent CAN modules compliant with ISO11898-1; each supports standard/extended frames and 32 mailboxes |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE-754 single-precision hardware accelerator enabling deterministic math for motor control and signal processing |
| IEC60730 safety support | Integrated CRC calculator, A/D self-diagnostic, oscillation-stop detection, and watchdog timers meeting Class B requirements |
| Flexible clock domain control | Independent division/multiplication settings for ICLK, PCLK, FCLK, and BCLK - optimizing power/performance trade-offs per subsystem |
| High-integration analog subsystem | Combined 12-bit (21 ch) and 10-bit (8 ch) A/D with shared sample-and-hold, plus dual 10-bit D/A outputs for closed-loop control |
| Secure firmware execution | Memory Protection Unit (MPU) enforces privilege levels and prevents unauthorized memory access during runtime |
Applications
| Industrial HMI Panel | Smart Sensor Node |
|---|---|
|
Use Scenario: Standalone touch-enabled display with local logic, USB configuration, and CAN fieldbus connectivity in factory automation. IC Role / Device Role / Timing Role: Main application controller executing UI rendering, sensor fusion, and protocol translation between USB host and CAN networks. Use Value: 2 MB flash stores GUI assets and firmware; 192 KB SRAM buffers graphics and real-time CAN message queues; USB OTG enables field updates via thumb drive. |
Use Scenario: Battery-powered environmental sensor node aggregating temperature, humidity, and vibration data for wireless gateway upload. IC Role / Device Role / Timing Role: Low-power system-on-chip managing sensor acquisition, preprocessing, and secure data packaging before transmission. Use Value: Four low-power modes (deep software standby draws µA-level current); on-die temperature sensor eliminates external component; AES-256 encrypts payload before transmission. |
| Programmable Logic Controller (PLC) I/O Module | Medical Diagnostic Instrument |
|
Use Scenario: DIN-rail mounted I/O expansion module with digital input/output, analog input, and CANopen communication. IC Role / Device Role / Timing Role: Real-time deterministic controller handling high-speed digital sampling, analog conditioning, and cyclic CANopen PDO exchange. Use Value: MTU2/TPU timers provide precise PWM and capture for servo feedback; 12-bit A/D achieves <1 LSB INL for precision current sensing; CRC ensures data integrity in noisy EMI environments. |
Use Scenario: Portable ultrasound or ECG device requiring analog front-end control, waveform generation, and regulatory-compliant safety monitoring. IC Role / Device Role / Timing Role: Safety-certified controller managing ADC sampling, DAC output for probe excitation, and real-time fault detection. Use Value: IEC60730-compliant self-tests (A/D diagnostic, oscillator monitoring) satisfy FDA/IEC 62304 requirements; dual 10-bit DACs generate calibrated test signals; temperature sensor validates thermal derating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NDDFB#V0 | RX63N variant with identical 2 MB flash/192 KB RAM/176-LQFP package but adds Ethernet MAC + RMII/MII interface | Suitable where wired LAN connectivity, TCP/IP stack offload, or wake-on-LAN are required | Select only if Ethernet PHY integration is needed; otherwise R5F5631KDDFB#V0 reduces BOM cost and layout complexity |
| R5F566TADDFB#V0 | RX66T Group part: 160 MHz CPU, 1 MB flash, 128 KB SRAM, enhanced MTU3 timers, no USB OTG, no DEU | Targeted at high-performance motor control with advanced PWM synchronization and encoder interfaces | Choose when >100 MHz deterministic timing, 3-phase inverter control, or higher PWM resolution is critical - not for USB/encryption use cases |
Compared with R5F563NDDFB#V0, the R5F5631KDDFB#V0 omits Ethernet hardware to reduce cost and power, making it optimal for USB-connected edge devices; versus R5F566TADDFB#V0, it trades raw speed for broader peripheral coverage (USB, CAN, I²C, PDC) and cryptographic acceleration essential for secure IoT endpoints.
Availability
R5F5631KDDFB#V0 is available at Aetrix Electronics and suitable for industrial HMI, smart sensor nodes, PLC I/O modules, and medical diagnostic instruments requiring stable component supply, long-term lifecycle support, and automotive-grade reliability under extended temperature conditions.
Supply support for R5F5631KDDFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, infrastructure, and IoT markets.
The RX631 Group was designed specifically for cost-sensitive, high-integration embedded applications demanding real-time determinism, functional safety support (IEC60730), and rich connectivity - without the overhead of Ethernet PHY integration.
FAQ
What is the maximum operating frequency and flash access speed of the R5F5631KDDFB#V0?
The R5F5631KDDFB#V0 operates at a maximum system clock (ICLK) frequency of 100 MHz with zero wait-state access to its 2 MB on-chip flash memory. This enables deterministic instruction fetch and real-time interrupt response critical for industrial control loops. The R5F5631KDDFB#V0 achieves 165 DMIPS performance at this speed, validated by Renesas' benchmarking methodology using the EEMBC CoreMark suite.
Does the R5F5631KDDFB#V0 support USB On-The-Go (OTG) functionality?
Yes, the R5F5631KDDFB#V0 integrates a USB 2.0 full-speed host/function module supporting OTG operation. It includes an on-chip transceiver, 2 KB dedicated RAM buffer, and hardware support for session request protocol (SRP) and host negotiation protocol (HNP). This allows the R5F5631KDDFB#V0 to dynamically switch between host and peripheral roles - for example, acting as a USB device when connected to a PC or as a host when reading from a USB flash drive.
How many CAN modules does the R5F5631KDDFB#V0 include, and what protocol versions are supported?
The R5F5631KDDFB#V0 includes two independent CAN modules compliant with ISO11898-1, supporting both standard (11-bit ID) and extended (29-bit ID) frame formats. Each module provides 32 dedicated mailboxes with programmable acceptance filtering, FIFO buffering, and automatic retransmission. These modules are fully compatible with CANopen and DeviceNet physical layer requirements, and operate at bit rates up to 1 Mbps with programmable timing quanta.
Is the R5F5631KDDFB#V0 qualified for industrial temperature range operation?
Yes, the R5F5631KDDFB#V0 is rated for industrial temperature operation from –40°C to +85°C (D version). Its design includes robust voltage monitoring (LVD), thermal compensation for the on-die temperature sensor (±1°C accuracy), and validated operation across the full range with all peripherals active. This qualification is confirmed in Renesas document R01DS0098EJ0180, Section 1.1, and applies specifically to the R5F5631KDDFB#V0 in the PLQP0176KB-A package.
What security features are implemented in the R5F5631KDDFB#V0 for firmware protection?
The R5F5631KDDFB#V0 incorporates multiple hardware-enforced security features: a Data Encryption Unit (DEU) supporting AES-128/192/256 in ECB/CBC modes; a Memory Protection Unit (MPU) for privilege-level memory access control; register write protection for critical control registers; and IEC60730-compliant self-test capabilities including CRC calculation and A/D converter diagnostics. These features collectively protect firmware integrity, prevent unauthorized code execution, and enable secure boot and OTA update workflows in the R5F5631KDDFB#V0.
R5F5631KDDFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631KDDFB#V0 FAQ
1.How can I place an order for R5F5631KDDFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631KDDFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631KDDFB#V0 reliable?
The price and inventory of R5F5631KDDFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631KDDFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F5631KDDFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631KDDFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631KDDFB#V0?
R5F5631KDDFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631KDDFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631KDDFB#V0?
For technical support, including R5F5631KDDFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631KDDFB#V0 requirements.
6.How does Aetrix verify that R5F5631KDDFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F5631KDDFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631KDDFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F5631KDDFB#V0?
All R5F5631KDDFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631KDDFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631KDDFB#V0 part is unused and in its original packaging.
Return procedure for R5F5631KDDFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631KDDFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

