Renesas R5F5631KDGFC#V0
- Part No.:
- R5F5631KDGFC#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
R5F5631KDGFC#V0.pdf
- Description:
- 32BIT MCU RX631
- Quantity:
- Payment:

- Shipping:

Inventory:3,326
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631KDGFC#V0 from Renesas is a 100 MHz 32-bit RX631 Group microcontroller with integrated FPU, 1.5 MB on-chip flash memory, 192 KB SRAM, and 32 KB data flash. It features 12-bit and 10-bit A/D converters (21 and 8 channels), dual 10-bit D/A outputs, Ethernet MAC (not present in RX631), USB 2.0 host/function interface, CAN, multiple SCI/I²C/RSPI interfaces, and operates from a single 2.7–3.6 V supply across –40 to +85°C. It targets industrial control and networked embedded systems requiring deterministic real-time performance and secure firmware execution.
For engineers reviewing the R5F5631KDGFC#V0 datasheet, R5F5631KDGFC#V0 pinout, R5F5631KDGFC#V0 application, or R5F5631KDGFC#V0 equivalent, this page delivers verified technical context, package mapping, functional specifications, and validated alternative options - all grounded in Renesas' official R01DS0098EJ0180 Rev.1.80 documentation for the RX631 Group.
Technical Context
The R5F5631KDGFC#V0 implements the 32-bit RX CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code density. It supports IEEE-754 single-precision floating-point arithmetic and includes two multiply-and-accumulate units plus a 32-bit multiplier executing in one cycle and a divider in two cycles.
It integrates a memory protection unit (MPU), JTAG/FINE debugging interfaces, and four low-power modes (sleep, all-module clock stop, software standby, deep software standby). The device lacks Ethernet MAC and SDRAM controller - distinguishing it from RX63N variants - and omits RTC and battery backup functions per RX631 Group specification.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC core with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); peripheral clock (PCLK) up to 50 MHz |
| Flash Memory | 1.5 MB main flash, zero-wait-state operation at 100 MHz |
| SRAM | 192 KB on-chip SRAM, zero-wait-state access for instructions and operands |
| A/D Converters | 21-channel 12-bit S12AD (1.0 µs conversion time @ 50 MHz PCLK) + 8-channel 10-bit AD |
| D/A Converters | 2-channel 10-bit DA output, voltage range 0 V to VREFH |
| Package & Pins | LQFP-176 (PLQP0176KB-A), 0.5 mm pitch, 176-pin footprint with 133 general-purpose I/Os |
| Operating Voltage | 2.7–3.6 V (VCC/AVCC0/VREFH/VCC_USB); 2.3–3.6 V for VBATT (RTC not supported) |
Pinout & Package
Package: PLQP0176KB-A - 176-pin LQFP, 24 × 24 mm body, 0.5 mm pitch, exposed pad (thermal pad not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, VREFH | Power supply inputs | Core/analog reference supply (2.7–3.6 V); shared rail design simplifies power sequencing |
| VBATT | Battery backup input | Supplies RTC domain in RX63N only; unused on R5F5631KDGFC#V0 (RX631 Group has no RTC) |
| XTAL/EXTAL | Main crystal oscillator terminals | Supports 4–16 MHz external crystal; internal PLL generates 100 MHz system clock |
| RESET | Active-low reset input | Asynchronous reset with internal POR and LVD; compatible with open-drain pushbutton circuits |
| MD0, MD1 | Mode selection pins | Configure boot mode (single-chip, ROM-enabled/disabled expansion) at power-on reset |
| IRQ0–IRQ15 | External interrupt inputs | 16 dedicated edge-triggered interrupt pins; support wake-up from low-power modes |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE-754 single-precision hardware acceleration enables real-time signal processing without software emulation overhead |
| Memory Protection Unit (MPU) | Enables secure partitioning of flash/SRAM for RTOS-based applications with task isolation and privilege levels |
| Data Encryption Unit (DEU) | AES-128/192/256 encryption/decryption in ECB/CBC modes supports firmware integrity and secure communication |
| Peripheral DMA (DMAC + DTC) | Four-channel DMAC and data transfer controller offload CPU during high-bandwidth transfers (e.g., ADC → RAM, USB → buffer) |
| Flexible Clock System | Independent programmable dividers for ICLK, PCLK, FCLK, and BCLK allow optimized power/performance trade-offs per subsystem |
| Industrial I/O Capabilities | 133 GPIOs with 5-V tolerant inputs, open-drain outputs, and configurable pull-ups support direct interfacing with legacy sensors and actuators |
Applications
| Industrial PLC Controller | Smart Energy Meter |
|---|---|
|
Use Scenario: Real-time logic execution, analog sensor acquisition (voltage/current), and serial communication with utility backhaul via RS485 or I²C. IC Role / Device Role / Timing Role: Main application processor handling scan-cycle control, 12-bit A/D sampling at ≤1 µs/channel, and deterministic timer-driven I/O updates. Use Value: 192 KB SRAM buffers multi-channel metering data; DEU secures firmware updates; 100 MHz CPU ensures sub-millisecond scan loop timing. |
Use Scenario: High-accuracy energy measurement with harmonic analysis, tamper detection, and secure local display via SPI TFT. IC Role / Device Role / Timing Role: Central MCU acquiring 21-channel analog inputs (CT/PT signals), performing FFT via FPU, and driving LCD via PDC-compatible interface. Use Value: S12AD's sample-and-hold and self-diagnostic capability ensures metrology-grade accuracy; 1.5 MB flash stores calibration tables and encrypted firmware. |
| Building Automation Gateway | Factory Floor HMI Controller |
|
Use Scenario: Protocol translation between BACnet MS/TP, Modbus RTU, and Ethernet/IP networks in HVAC control panels. IC Role / Device Role / Timing Role: Dual-role communications hub: SCI/RSPI for fieldbus peripherals and USB host for configuration dongles or diagnostics. Use Value: 13 SCI channels and 4 I²C buses enable concurrent multi-protocol bridging; USB 2.0 host mode supports plug-and-play service tools. |
Use Scenario: Local operator interface with touch panel, LED indicators, and relay control in CNC machine tool cabinets. IC Role / Device Role / Timing Role: Real-time I/O coordinator managing PWM-driven backlight, 10-bit D/A for analog setpoint outputs, and TPU-generated encoder feedback. Use Value: MTU2/TPU timers deliver precise 15-phase PWM for displays; 5-V tolerant GPIOs interface directly with 24 V industrial logic without level shifters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NKHDFC#V0 | RX63N variant with identical 1.5 MB flash, 192 KB SRAM, and LQFP-176 package but adds Ethernet MAC and RTC | Required where IEEE 802.3 connectivity or battery-backed calendar/time-stamping is mandatory | Select when Ethernet or RTC functionality is needed; otherwise R5F5631KDGFC#V0 offers lower cost and reduced peripheral complexity |
| R5F5630KDGFC#V0 | RX630 Group part in same LQFP-176 package with 1.5 MB flash, 128 KB SRAM, no FPU, and no DEU | Suitable for cost-sensitive deterministic control without floating-point math or cryptographic needs | Choose for simpler control tasks where 192 KB SRAM and hardware FPU/DEU are unnecessary; lower BOM cost |
Compared with R5F563NKHDFC#V0, the R5F5631KDGFC#V0 removes Ethernet and RTC to reduce gate count and power, making it optimal for non-networked industrial controllers. Against R5F5630KDGFC#V0, it adds 64 KB SRAM, FPU, and AES-DEU - critical for advanced motion control and secure firmware deployment.
Availability
R5F5631KDGFC#V0 is available at Aetrix Electronics and suitable for industrial automation, smart metering, and building management systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F5631KDGFC#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX631 Group is designed for high-performance, secure, and energy-efficient industrial control applications - emphasizing real-time determinism, functional safety support (IEC60730), and integrated security primitives like AES and CRC.
FAQ
What is the maximum operating frequency and core architecture of the R5F5631KDGFC#V0?
The R5F5631KDGFC#V0 operates at a maximum frequency of 100 MHz using the 32-bit RX CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instruction set. It delivers 165 DMIPS and includes hardware support for IEEE-754 single-precision floating-point operations - essential for real-time signal processing in industrial applications where the R5F5631KDGFC#V0 serves as the primary control engine.
Does the R5F5631KDGFC#V0 include an Ethernet MAC controller?
No, the R5F5631KDGFC#V0 belongs to the RX631 Group, which explicitly excludes the Ethernet MAC and associated EDMAC peripheral. This omission distinguishes it from the RX63N Group (e.g., R5F563NKHDFC#V0). The R5F5631KDGFC#V0 retains full USB 2.0 host/function, CAN, multiple SCI/I²C/RSPI interfaces, and 12-bit A/D - making it ideal for non-Ethernet industrial controllers where the R5F5631KDGFC#V0 balances performance, security, and cost.
What are the memory resources available on the R5F5631KDGFC#V0?
The R5F5631KDGFC#V0 integrates 1.5 MB of on-chip flash memory (zero-wait-state at 100 MHz), 192 KB of SRAM (zero-wait-state), and 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. These resources support complex firmware with real-time OS, secure boot, and data logging - all while maintaining deterministic execution critical for applications relying on the R5F5631KDGFC#V0 as the central processing unit.
Which package type and pin count does the R5F5631KDGFC#V0 use?
The R5F5631KDGFC#V0 uses the PLQP0176KB-A package: a 176-pin LQFP with 24 × 24 mm body size and 0.5 mm pitch. It provides 133 general-purpose I/O pins, 18 of which are 5-V tolerant, supporting direct interfacing with industrial-level sensors and actuators - a key mechanical and electrical specification confirmed for the R5F5631KDGFC#V0 in Renesas' official documentation.
Does the R5F5631KDGFC#V0 support real-time clock (RTC) functionality?
No, RTC is not implemented in the RX631 Group. Table 1.2 of the R01DS0098EJ0180 datasheet confirms RTC availability only in RX63N devices. The R5F5631KDGFC#V0 omits RTC, battery backup (VBATT), and sub-clock oscillator - simplifying power design for applications where time-of-day tracking is handled externally or not required. This architectural choice reinforces the R5F5631KDGFC#V0's focus on deterministic control rather than timekeeping.
R5F5631KDGFC#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631KDGFC#V0 FAQ
1.How can I place an order for R5F5631KDGFC#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631KDGFC#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631KDGFC#V0 reliable?
The price and inventory of R5F5631KDGFC#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631KDGFC#V0 is usually 5 days.
3.What payment methods are accepted for R5F5631KDGFC#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631KDGFC#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631KDGFC#V0?
R5F5631KDGFC#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631KDGFC#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631KDGFC#V0?
For technical support, including R5F5631KDGFC#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631KDGFC#V0 requirements.
6.How does Aetrix verify that R5F5631KDGFC#V0 is sourced from the original manufacturer or authorized distributors?
All R5F5631KDGFC#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631KDGFC#V0 meets industry standards.
7.What is the process for return or replacement of R5F5631KDGFC#V0?
All R5F5631KDGFC#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631KDGFC#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631KDGFC#V0 part is unused and in its original packaging.
Return procedure for R5F5631KDGFC#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631KDGFC#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

