Renesas R5F5631KDGFP#V0
- Part No.:
- R5F5631KDGFP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F5631KDGFP#V0.pdf
- Description:
- 32BIT MCU RX631
- Quantity:
- Payment:

- Shipping:

Inventory:1,626
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631KDGFP#V0 from Renesas is a 100 MHz 32-bit RX CPU-based microcontroller in the RX631 Group, featuring 2 MB on-chip flash memory, 192 KB SRAM, 32 KB data flash, IEEE-754 single-precision FPU, and integrated 10-/12-bit A/D converters - designed for industrial control and networked embedded systems requiring deterministic real-time performance without Ethernet.
For engineers reviewing the R5F5631KDGFP#V0 datasheet, R5F5631KDGFP#V0 pinout, R5F5631KDGFP#V0 application, or R5F5631KDGFP#V0 equivalent, this part supports USB 2.0 host/function/OTG, CAN (3 channels), 13 SCI interfaces, 4 I²C buses, 3 RSPI, RTC with battery backup, AES encryption (DEU), and IEC60730 safety functions - all within a 100-pin LQFP package operating from 2.7–3.6 V at –40 to +85°C.
Technical Context
The R5F5631KDGFP#V0 implements the CISC Harvard-architecture RX CPU core with 5-stage pipeline, variable-length instructions, and MPU support. It executes at 165 DMIPS @ 100 MHz and integrates dual multiply-and-accumulate units plus a 32-bit multiplier (1-cycle) and divider (2-cycle).
Its peripheral set excludes Ethernet MAC and SDRAM controller (distinguishing it from RX63N), but includes full-featured USB 2.0 OTG, three CAN modules (32 mailboxes each), parallel data capture unit (PDC), and dedicated DMA controllers (DMAC, EXDMAC, DTC) - optimized for deterministic I/O handling in motion control and HMI applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables real-time deterministic execution |
| Flash Memory | 2 Mbytes on-chip main flash, zero-wait-state access at 100 MHz |
| SRAM | 192 Kbytes on-chip SRAM, zero-wait-state access for instruction and data |
| A/D Converters | 21-channel 12-bit + 8-channel 10-bit A/D with sample-and-hold and trigger synchronization |
| D/A Converters | 2-channel 10-bit D/A output for analog waveform generation or calibration |
| USB Interface | Full-speed USB 2.0 host/function/OTG with 2 KB on-chip RAM buffer |
| CAN Channels | 3 independent ISO 11898-1 compliant CAN modules, each with 32 mailboxes |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 × 14 mm, 0.5-mm pitch, lead-free, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual 2.7–3.6 V domains (core/analog/USB); decoupling critical for 100 MHz stability |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal; required for precise timing and USB clock derivation |
| RESET | Active-low reset input | Accepts asynchronous assertion; triggers POR, LVD, and software-initiated reset sequences |
| USB_VBUS / USB_ID | USB detection and OTG role identification | Enables automatic host/device mode switching per USB OTG specification |
| TXDn / RXDn (SCI) | Asynchronous serial transmit/receive | 13 configurable SCI channels; support LIN, smart-card, SPI/I²C emulation modes |
| TXDn / RXDn (CAN) | CAN transceiver interface | Three independent CAN physical layer interfaces (CAN0–CAN2) with dedicated pins |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE-754 single-precision hardware accelerator enabling fast math for motor control algorithms |
| Data Encryption Unit (DEU) | AES-128/192/256 encryption/decryption in ECB/CBC modes for secure firmware updates and data logging |
| IEC60730 Safety Support | Integrated oscillation-stop detection, CRC calculator, IWDT, and A/D self-diagnostic for Class B compliance |
| Real-time Clock (RTC) | Battery-backed calendar/clock with alarm, periodic interrupt, and time-capture on external event |
| Temperature Sensor | On-die ±1°C sensor digitized via 12-bit A/D - used for thermal monitoring and compensation |
| Programmable Pulse Generator (PPG) | 32-channel pulse output triggered by MTU2/TPU events - ideal for stepper motor phase control |
Applications
| Industrial PLC I/O Module | Smart Energy Meter |
|---|---|
Use Scenario: Standalone distributed I/O node collecting analog/digital sensor data and executing local logic. IC Role / Device Role / Timing Role: Main controller managing 21-channel 12-bit A/D sampling, CAN bus communication, and real-time PWM output for actuator control. Use Value: Integrated PDC, TPU, and MTU2 enable synchronized multi-axis motion control without external timing ICs. |
Use Scenario: Residential/utility electricity meter with tariff switching, tamper detection, and secure data upload. IC Role / Device Role / Timing Role: System-on-chip handling metrology ADC interface, RTC-based billing intervals, AES-encrypted data storage, and RS485/PLC communication. Use Value: On-chip DEU and IEC60730 features eliminate need for external security co-processors and safety monitors. |
| HMI Controller with USB Host | Motion Control Drive |
Use Scenario: Touchscreen-based operator panel supporting USB flash drive firmware updates and configuration import/export. IC Role / Device Role / Timing Role: USB 2.0 host controller interfacing with mass-storage devices while running real-time UI rendering on internal SRAM. Use Value: Dedicated 2 KB USB RAM buffer and OTG capability allow seamless host/device role switching without external PHY. |
Use Scenario: Closed-loop servo drive with position feedback, current sensing, and field-oriented control (FOC). IC Role / Device Role / Timing Role: Real-time executor of FOC algorithm using FPU, synchronized 12-bit A/D sampling, and complementary PWM output via MTU2. Use Value: Hardware-accelerated math and deterministic timer-triggered ADC conversion reduce jitter below 1 µs for high-precision torque control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5631EDDFP#V0 | Same RX631 Group, 100-pin LQFP, but with 128 KB SRAM and 1.5 MB flash | Limited memory headroom for complex USB stack or large OTA update buffers | Select when cost-sensitive designs require reduced SRAM/flash footprint without sacrificing peripheral count |
| R5F563NKHDFP#V0 | RX63N variant in identical 100-pin LQFP; adds Ethernet MAC, SDRAM controller, and removes PDC | Requires external PHY and magnetics; unsuitable for space-constrained non-networked systems | Choose only if 10/100 Mbps Ethernet connectivity is mandatory and PCB layout allows RMII routing |
Compared with R5F5631KDGFP#V0, the R5F5631EDDFP#V0 trades memory capacity for lower BOM cost, while the R5F563NKHDFP#V0 adds Ethernet at the expense of PDC and higher power - making R5F5631KDGFP#V0 optimal for USB/CAN-based edge controllers where deterministic I/O and compact form factor are prioritized.
Availability
R5F5631KDGFP#V0 is available at Aetrix Electronics and suitable for industrial automation, smart metering, and human-machine interface applications requiring stable component supply, long-term lifecycle assurance, and automotive-grade temperature resilience.
Supply support for R5F5631KDGFP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT markets.
The RX631 Group targets cost-optimized, high-performance embedded control applications - delivering real-time determinism, functional safety readiness, and rich connectivity (USB/CAN/I²C) without Ethernet overhead.
FAQ
What is the maximum operating frequency and core architecture of the R5F5631KDGFP#V0?
The R5F5631KDGFP#V0 operates at a maximum frequency of 100 MHz using the 32-bit RX CPU core - a CISC Harvard architecture with 5-stage pipeline, variable-length instructions, and memory protection unit (MPU). It delivers 165 DMIPS and includes hardware floating-point (IEEE-754 single precision), two multiply-and-accumulate units, and a 32-bit multiplier with one-cycle execution.
Does the R5F5631KDGFP#V0 include Ethernet capability?
No, the R5F5631KDGFP#V0 belongs to the RX631 Group and does not integrate an Ethernet MAC or RMII/MII interface. That functionality is exclusive to the RX63N Group. The R5F5631KDGFP#V0 instead emphasizes USB 2.0 host/function/OTG, three CAN channels, and 13 SCI interfaces - making it suitable for non-Ethernet industrial networks.
What memory resources are integrated into the R5F5631KDGFP#V0?
The R5F5631KDGFP#V0 integrates 2 Mbytes of on-chip flash memory (zero-wait-state at 100 MHz), 192 Kbytes of SRAM (zero-wait-state), and 32 Kbytes of reprogrammable data flash (rated for 100,000 erase/write cycles). All memory is accessible without external bus expansion, supporting ROM-less boot and background programming operations.
Which analog peripherals are available on the R5F5631KDGFP#V0?
The R5F5631KDGFP#V0 includes a 21-channel 12-bit A/D converter with sample-and-hold and trigger synchronization, an 8-channel 10-bit A/D converter with self-diagnostic capability, two 10-bit D/A converters, and an on-die temperature sensor (±1°C accuracy) digitized via the 12-bit A/D. These support precision sensing, closed-loop control, and thermal monitoring.
Is the R5F5631KDGFP#V0 qualified for functional safety standards like IEC60730?
Yes, the R5F5631KDGFP#V0 includes multiple hardware features for IEC60730 Class B compliance: oscillation-stop detection, built-in CRC calculator (with selectable polynomials), independent watchdog timer (IWDT), self-diagnostic function for the 10-bit A/D converter, and clock frequency measurement capability - enabling robust runtime safety checks without external components.
R5F5631KDGFP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 14x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631KDGFP#V0 FAQ
1.How can I place an order for R5F5631KDGFP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631KDGFP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631KDGFP#V0 reliable?
The price and inventory of R5F5631KDGFP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631KDGFP#V0 is usually 5 days.
3.What payment methods are accepted for R5F5631KDGFP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631KDGFP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631KDGFP#V0?
R5F5631KDGFP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631KDGFP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631KDGFP#V0?
For technical support, including R5F5631KDGFP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631KDGFP#V0 requirements.
6.How does Aetrix verify that R5F5631KDGFP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F5631KDGFP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631KDGFP#V0 meets industry standards.
7.What is the process for return or replacement of R5F5631KDGFP#V0?
All R5F5631KDGFP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631KDGFP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631KDGFP#V0 part is unused and in its original packaging.
Return procedure for R5F5631KDGFP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631KDGFP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

