Renesas R5F5631PFDLH#U0
- Part No.:
- R5F5631PFDLH#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-TFLGA
- Datasheet:
-
R5F5631PFDLH#U0.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 64TFLGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,894
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631PFDLH#U0 from Renesas is a 100 MHz 32-bit RX631 Group microcontroller featuring a 32-bit RX CPU core, 512 KB on-chip flash memory, 128 KB SRAM, and integrated 12-bit/10-bit A/D converters. It supports USB 2.0 full-speed host/function interface, CAN (ISO 11898-1), up to 13 SCI channels, and operates from a single 2.7–3.6 V supply across –40 to +85°C. This MCU targets industrial control and embedded HMI applications requiring deterministic real-time performance without Ethernet.
For engineers reviewing the R5F5631PFDLH#U0 datasheet, R5F5631PFDLH#U0 pinout, R5F5631PFDLH#U0 application, or R5F5631PFDLH#U0 equivalent, key selection criteria include its RX631-specific feature set (no Ethernet MAC), LQFP-176 package with 133 I/O pins, 5-V-tolerant inputs, and support for IEC60730 safety compliance functions including CRC, self-diagnostic A/D, and oscillation-stop detection.
Technical Context
The R5F5631PFDLH#U0 implements the RXv1 CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code density. It integrates a single-precision IEEE-754 FPU, two multiply-and-accumulate units, and a 32-bit multiplier executing in one cycle - delivering 165 DMIPS at 100 MHz.
Its peripheral subsystem includes four DMA channels (DMAC), a data transfer controller (DTC), and dedicated timer units (MTU2, TPU) supporting PWM, input capture, phase counting, and A/D trigger generation. The device lacks Ethernet MAC and EDMAC - distinguishing it from RX63N variants - and omits RTC and battery backup functionality per RX631 Group specification.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK), enabling real-time deterministic execution |
| Flash Memory | 512 KB on-chip main flash, 100-MHz zero-wait-state access for deterministic code fetch |
| SRAM | 128 KB on-chip SRAM, no wait states, supports instruction + operand storage |
| A/D Converter | 21-channel 12-bit S12AD + 8-channel 10-bit AD, 1.0 μs conversion time @ 50 MHz PCLK |
| Communications | USB 2.0 full-speed host/function (1 port), CAN (2 channels, 32 mailboxes), 13 SCI, 4 RIIC, 3 RSPI |
| Package & I/O | LQFP-176 (PLQP0176KB-A), 133 general-purpose I/O pins, 18 × 5-V tolerant |
Pinout & Package
Package: PLQP0176KB-A - 176-pin LQFP, 24 × 24 mm body, 0.5 mm pitch, exposed pad (thermal pad not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual 2.7–3.6 V domains (VCC, AVCC0, VREFH); separate analog/digital ground planes required |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal; enables PLL-based 100 MHz system clock |
| RESET | Active-low reset input | Asynchronous reset assertion resets CPU, peripherals, and internal state machines |
| IRQ0–IRQ15 | External interrupt inputs | 16 dedicated edge-sensitive interrupt pins, configurable as rising/falling/both-edge |
| USB_DP / USB_DM | USB 2.0 differential data pair | Full-speed (12 Mbps) signaling; requires 1.5 kΩ pull-up on DP for device mode detection |
| TXD0 / RXD0 | SCI0 asynchronous serial interface | UART-compatible interface with programmable baud rate generator and framing error detection |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | Single-precision IEEE-754 compliant; accelerates motor control algorithms and sensor fusion math |
| Memory protection unit (MPU) | Configurable region-based access control; enforces task isolation in RTOS environments |
| IEC60730 safety support | Hardware CRC calculator, A/D self-diagnostic, oscillation-stop detection, IWDT - reduces functional safety certification effort |
| Low-power operation | Four modes (Sleep, All-module stop, Software standby, Deep software standby); 500 μA/MHz active current |
| On-chip debugging | JTAG and FINE (2-wire) interfaces supported; compatible with E1/E20 emulators for non-intrusive trace |
Applications
| Industrial PLC I/O Module | Building Automation Controller |
|---|---|
Use Scenario: Central controller managing digital input/output, analog sensor acquisition, and fieldbus communication in DIN-rail mounted PLC modules. IC Role / Device Role / Timing Role: Main application processor executing ladder logic, handling 12-bit A/D sampling at 1 kHz, and driving CANopen or Modbus RTU over SCI. Use Value: 133 GPIOs enable direct connection to opto-isolated I/O banks; 5-V tolerance simplifies interface to legacy 5 V sensors and actuators. |
Use Scenario: Embedded HVAC controller coordinating temperature, humidity, and CO₂ sensing with damper actuation and BACnet MS/TP communication. IC Role / Device Role / Timing Role: Real-time scheduler managing periodic sensor reads, PID loop execution, and scheduled ventilation cycles via MTU2 timers. Use Value: Integrated 12-bit A/D with sample-and-hold supports simultaneous multi-channel acquisition; USB host mode enables field configuration via thumb drive. |
| Medical Diagnostic Device UI | Smart Energy Metering Gateway |
Use Scenario: Front-panel controller for portable ultrasound or patient monitor with TFT display, touch interface, and data logging. IC Role / Device Role / Timing Role: Graphics co-processor interfacing to parallel LCD via PDC; manages USB mass storage for DICOM export. Use Value: 256 KB SRAM (in larger variants) buffers frame data; EXDMAC enables direct TFT panel transfers without CPU load. |
Use Scenario: Two-way AMI gateway aggregating meter data via RS485 (SCI) and transmitting over cellular/LPWAN using USB-connected modem. IC Role / Device Role / Timing Role: Secure data concentrator performing AES encryption (DEU), CRC validation, and time-synchronized log uploads. Use Value: Hardware DEU with 128/192/256-bit AES-ECB/CBC offloads encryption from firmware; dual CAN channels support legacy meter bus + new substation link. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NFDLH#U0 | RX63N variant with identical package and pinout; adds Ethernet MAC, EDMAC, RTC, and battery backup | Required where IEEE 802.3 connectivity or time-stamped event logging is mandatory | Select when Ethernet or extended low-power RTC operation is needed; otherwise R5F5631PFDLH#U0 offers lower cost and reduced BOM complexity |
| R5F566TDDFK#U0 | RX66T Group part in 144-pin LQFP; higher 160 MHz CPU, enhanced MTU3 timers, no USB host, added EtherCAT slave support | Targeted at servo drive control with hardware position capture and real-time motion profiling | Choose for high-performance motor control with hardware encoder processing; not drop-in due to different pinout and missing USB/flash size |
Compared with R5F563NFDLH#U0, the R5F5631PFDLH#U0 removes Ethernet and RTC to reduce cost and power, while retaining full USB host capability and IEC60730 safety features; versus R5F566TDDFK#U0, it trades higher CPU throughput and motion-control peripherals for broader communications flexibility and larger flash/SRAM options in the same footprint family.
Availability
R5F5631PFDLH#U0 is available at Aetrix Electronics and suitable for industrial automation, building management systems, and medical HMI applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant manufacturing.
Supply support for R5F5631PFDLH#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RX631 Group is designed for cost-optimized, safety-aware embedded control applications where Ethernet is unnecessary but USB host, CAN, and rich analog integration are essential - targeting PLCs, HVAC controllers, and diagnostic equipment.
FAQ
What is the maximum operating frequency and core type of the R5F5631PFDLH#U0?
The R5F5631PFDLH#U0 operates at a maximum frequency of 100 MHz and uses the 32-bit RXv1 CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions. It delivers 165 DMIPS performance and includes a single-precision IEEE-754 floating-point unit. This core enables deterministic real-time execution critical for industrial control loops and motor drive applications where the R5F5631PFDLH#U0 is commonly deployed.
Does the R5F5631PFDLH#U0 include an Ethernet MAC controller?
No, the R5F5631PFDLH#U0 does not include an Ethernet MAC controller. It belongs to the RX631 Group, which explicitly excludes Ethernet functionality - unlike the RX63N Group. This omission reduces silicon area, power consumption, and cost while maintaining full USB 2.0 host/function, CAN, and multiple serial interfaces. Engineers selecting the R5F5631PFDLH#U0 must implement network connectivity externally if required, as the R5F5631PFDLH#U0 provides no MII/RMII pins or associated DMA resources.
What flash and RAM capacities are integrated in the R5F5631PFDLH#U0?
The R5F5631PFDLH#U0 integrates 512 KB of on-chip main flash memory and 128 KB of on-chip SRAM, both operating at 100 MHz with zero wait states. The flash supports background programming/erasing and on-board programming via JTAG or FINE. The SRAM is unified for instructions and data and supports deep software standby backup. These capacities are fixed for this specific part number and align with the RX631 Group's mid-range memory configuration - distinct from ROMless or 2 MB variants in the same family.
Which package and pin count does the R5F5631PFDLH#U0 use?
The R5F5631PFDLH#U0 uses the PLQP0176KB-A package: a 176-pin LQFP with 24 × 24 mm body size and 0.5 mm pitch. It provides 133 general-purpose I/O pins, 18 of which are 5-V tolerant, plus dedicated power, ground, clock, reset, and debug interface pins. This package matches other RX63N/RX631 LQFP-176 variants, enabling layout reuse where Ethernet is not required - a key advantage when migrating from R5F563NFDLH#U0 to the R5F5631PFDLH#U0 in cost-sensitive designs.
Does the R5F5631PFDLH#U0 support IEC60730 functional safety compliance?
Yes, the R5F5631PFDLH#U0 includes hardware features specifically intended to simplify IEC60730 Class B compliance: oscillation-stoppage detection, hardware CRC calculator (with three polynomials), independent watchdog timer (IWDT), self-diagnostic function for the 10-bit A/D converter, and frequency measurement capability via MTU/TPU modules. These capabilities reduce firmware validation burden and enable robust failure detection - making the R5F5631PFDLH#U0 suitable for safety-critical household appliances and industrial controls where the R5F5631PFDLH#U0 is certified for use.
R5F5631PFDLH#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-TFLGA
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 39
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 12x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631PFDLH#U0 FAQ
1.How can I place an order for R5F5631PFDLH#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631PFDLH#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631PFDLH#U0 reliable?
The price and inventory of R5F5631PFDLH#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631PFDLH#U0 is usually 5 days.
3.What payment methods are accepted for R5F5631PFDLH#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631PFDLH#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631PFDLH#U0?
R5F5631PFDLH#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631PFDLH#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631PFDLH#U0?
For technical support, including R5F5631PFDLH#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631PFDLH#U0 requirements.
6.How does Aetrix verify that R5F5631PFDLH#U0 is sourced from the original manufacturer or authorized distributors?
All R5F5631PFDLH#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631PFDLH#U0 meets industry standards.
7.What is the process for return or replacement of R5F5631PFDLH#U0?
All R5F5631PFDLH#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631PFDLH#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631PFDLH#U0 part is unused and in its original packaging.
Return procedure for R5F5631PFDLH#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631PFDLH#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

