Renesas R5F5631WDGFB#V0
- Part No.:
- R5F5631WDGFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F5631WDGFB#V0.pdf
- Description:
- 32BIT MCU RX631
- Quantity:
- Payment:

- Shipping:

Inventory:1,369
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631WDGFB#V0 from Renesas is a 100 MHz 32-bit RX CPU core microcontroller in the RX631 Group, featuring 768 KB on-chip flash memory, 128 KB SRAM, 32 KB data flash, and integrated 12-bit/10-bit A/D converters, 10-bit D/A converters, RTC, and CAN interface - designed for industrial control and networked embedded systems requiring deterministic real-time performance and functional safety support.
For engineers reviewing the R5F5631WDGFB#V0 datasheet, R5F5631WDGFB#V0 pinout, R5F5631WDGFB#V0 application, or R5F5631WDGFB#V0 equivalent, this page delivers verified specifications, package mapping to PLQP0144KA-A (144-pin LQFP), confirmed peripheral channel counts per package, IEC60730-compliant features, and validated alternative parts for migration or second-sourcing decisions.
Technical Context
The R5F5631WDGFB#V0 implements the RXv1 CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU - delivering 165 DMIPS at 100 MHz. It supports little-endian or big-endian data arrangement and includes a memory protection unit (MPU) for secure task isolation.
It operates from a single 2.7–3.6 V supply with four low-power modes, RTC battery backup (VBATT = 2.3–3.6 V), and on-chip oscillators (125 kHz LOCO, 50 MHz HOCO). Unlike RX63N variants, it excludes Ethernet MAC and SDRAM controller but retains full USB 2.0 host/function/OTG, three CAN channels (ISO 11898-1), and up to 13 SCI interfaces.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK), enabling deterministic real-time execution |
| Flash Memory | 768 KB main flash, zero-wait-state access at 100 MHz for deterministic code fetch |
| SRAM | 128 KB on-chip SRAM, no-wait access for stack, heap, and real-time buffers |
| Data Flash | 32 KB reprogrammable EEPROM-equivalent memory (100,000 erase/write cycles) |
| A/D Converter | 21-channel 12-bit + 8-channel 10-bit SAR ADC with sample-and-hold and trigger-based conversion |
| D/A Converter | 2-channel 10-bit voltage-output DAC for analog actuator control or calibration signals |
| Operating Temperature | −40°C to +85°C (D version), qualified for industrial ambient conditions |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 × 20 mm, 0.5 mm pitch, RoHS-compliant, surface-mount.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | 12 dedicated VCC/VSS pairs ensure stable core/peripheral rail decoupling |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystals for precise timing and PLL reference |
| RESET | Active-low reset input | Asynchronous hardware reset with internal pull-up; compatible with open-drain drivers |
| IRQ0–IRQ15 | External interrupt inputs | 16 configurable edge-triggered pins for fast event response (e.g., fault detection) |
| TXD0 / RXD0 | SCI0 asynchronous serial interface | Full-duplex UART for debug console or host communication without external transceiver |
| TXD1 / RXD1 | SCI1 asynchronous serial interface | Dedicated UART for isolated fieldbus or sensor interface with independent baud rate |
| MD0–MD7 | Mode selection inputs | Hardwired at power-on to configure boot mode (ROM/flash, debug interface, bus width) |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 full-speed interface | Integrated transceiver supports host/function/OTG; VBUS sensing enables self-powered detection |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Class B Support | Oscillation-stop detection, CRC calculator, IWDT, A/D self-diagnostic, and register write protection for safety-critical firmware |
| Real-Time Timer System | MTU2 (6-channel), TPU (12-channel), TMR (4-channel), CMT (4-channel), and RTC with time-capture for event-synchronized logging |
| Flexible Communication Peripherals | 3 CAN channels (32 mailboxes each), 13 SCI, 4 RIIC (1 Mbps), 3 RSPI, and USB 2.0 host/function/OTG - all independently clocked |
| Low-Power Operation | Four power modes (Sleep, All-module stop, Software standby, Deep software standby) with sub-μA retention current and RTC backup |
| Secure Data Handling | Data Encryption Unit (DEU) with AES-128/192/256 ECB/CBC modes for firmware encryption and secure boot key storage |
| Robust I/O Architecture | 111 general-purpose I/O pins (144-pin package), 18 with 5-V tolerance, programmable pull-up, open-drain, and drive strength |
Applications
| Industrial PLC Controller | Building Automation Gateway |
|---|---|
Use Scenario: Central logic unit in DIN-rail mounted PLCs managing discrete I/O, analog sensor inputs, and fieldbus communication. IC Role / Device Role / Timing Role: Real-time deterministic controller executing ladder logic at ≤1 ms scan cycle, coordinating CANopen and Modbus RTU via SCI/RSPI. Use Value: 128 KB SRAM enables multi-tasking OS support; 768 KB flash stores firmware + configuration; 21-channel 12-bit ADC directly digitizes 4–20 mA loops. |
Use Scenario: Edge gateway aggregating BACnet MS/TP, KNX, and DALI devices into IP-based building management systems. IC Role / Device Role / Timing Role: Protocol translation hub with dual USB ports (host for dongle-based security, function for PC commissioning) and three CAN channels for HVAC subsystems. Use Value: Integrated USB 2.0 eliminates external PHY; 10-bit DAC drives analog setpoint outputs; DEU secures firmware updates over HTTP(S). |
| Medical Infusion Pump | Energy Metering Terminal |
Use Scenario: Safety-certified infusion pump controlling motor-driven syringe mechanisms and monitoring pressure/flow sensors. IC Role / Device Role / Timing Role: IEC60730-compliant controller performing periodic self-tests (CRC, A/D diagnostic, IWDT), driving stepper via MTU2 PWM, and logging events to data flash. Use Value: MPU isolates safety-critical tasks; RTC with battery backup maintains audit trail timestamps; 32 KB data flash endures 100,000 write cycles for log storage. |
Use Scenario: ANSI C12.22-compliant smart meter endpoint collecting voltage/current/energy data and supporting remote firmware updates. IC Role / Device Role / Timing Role: High-accuracy metrology processor using 12-bit ADC with sample-and-hold for simultaneous sampling, and DEU for AES-encrypted firmware validation. Use Value: 100 MHz CPU handles FFT-based harmonic analysis; temperature sensor ±1°C accuracy compensates ADC drift; USB OTG enables field technician update via flash drive. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5631EDDFB#V0 | Same RX631 Group, identical 144-pin LQFP package, but with 2 MB flash and 256 KB SRAM | Higher memory capacity supports larger protocol stacks (e.g., TLS, MQTT-SN) and OTA update staging | Select when firmware size exceeds 768 KB or real-time buffer requirements exceed 128 KB SRAM |
| R5F5630WDDFB#V0 | RX630 Group part: same 144-pin LQFP, 768 KB flash, 128 KB SRAM, but lacks USB 2.0 host/function/OTG and DEU | No integrated USB or AES acceleration - requires external PHY and software crypto for secure updates | Choose for cost-sensitive designs where USB and hardware crypto are unnecessary, and IEC60730 compliance is not required |
Compared with R5F5631WDGFB#V0, R5F5631EDDFB#V0 offers scalable memory for complex connectivity stacks, while R5F5630WDDFB#V0 reduces BOM cost by omitting USB and DEU - making the R5F5631WDGFB#V0 optimal for balanced industrial edge nodes needing USB commissioning and secure firmware integrity.
Availability
R5F5631WDGFB#V0 is available at Aetrix Electronics and suitable for industrial automation, building management systems, medical device controllers, and energy metering terminals requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for R5F5631WDGFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX631 Group targets cost-optimized industrial and consumer embedded systems requiring real-time determinism, functional safety features, and rich peripheral integration - without Ethernet or SDRAM overhead.
FAQ
What is the maximum operating frequency and core type of the R5F5631WDGFB#V0?
The R5F5631WDGFB#V0 features a 32-bit RXv1 CPU core with a maximum operating frequency of 100 MHz, achieving 165 DMIPS performance. It uses a Harvard architecture with 5-stage pipeline and supports IEEE-754 single-precision floating-point operations. This core enables deterministic real-time execution critical for industrial control loops and safety-critical functions within the R5F5631WDGFB#V0.
Does the R5F5631WDGFB#V0 include an Ethernet MAC or SDRAM controller?
No, the R5F5631WDGFB#V0 belongs to the RX631 Group and explicitly excludes Ethernet MAC and SDRAM controller functionality - unlike RX63N variants. Its external bus interface supports only 16-bit parallel expansion (CS areas) without SDRAM area control. This distinction is confirmed in Table 1.2 of the official datasheet R01DS0098EJ0180, making the R5F5631WDGFB#V0 appropriate for non-networked edge nodes where cost and power efficiency outweigh Ethernet requirements.
What package type and pin count does the R5F5631WDGFB#V0 use?
The R5F5631WDGFB#V0 is packaged in PLQP0144KA-A: a 144-pin LQFP measuring 20 × 20 mm with 0.5 mm pitch. This package provides 111 general-purpose I/O pins, 18 of which are 5-V tolerant, and supports all on-chip peripherals including USB 2.0, CAN, SCI, and RIIC. The pinout is fully documented in Section 1.2 and Figure 1.1 of the R01DS0098EJ0180 datasheet for the R5F5631WDGFB#V0.
How does the R5F5631WDGFB#V0 support IEC60730 functional safety compliance?
The R5F5631WDGFB#V0 integrates multiple hardware features for IEC60730 Class B compliance: oscillation-stop detection, CRC calculator (with three polynomials), independent watchdog timer (IWDT) with dedicated LOCO clock, A/D converter self-diagnostic, and register write protection. These are implemented in silicon and verified per Renesas' safety manual R01UL0079EJ0100, enabling certified firmware development without external safety monitors - a key capability of the R5F5631WDGFB#V0.
What are the flash and RAM capacities of the R5F5631WDGFB#V0?
The R5F5631WDGFB#V0 includes 768 KB of on-chip main flash memory and 128 KB of SRAM, both operating at zero wait states up to 100 MHz. It also contains 32 KB of data flash rated for 100,000 erase/write cycles - suitable for parameter storage and firmware logging. These values are fixed for this specific part number and confirmed in Table 1.3 (List of Products) of the R01DS0098EJ0180 datasheet for the R5F5631WDGFB#V0.
R5F5631WDGFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631WDGFB#V0 FAQ
1.How can I place an order for R5F5631WDGFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631WDGFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631WDGFB#V0 reliable?
The price and inventory of R5F5631WDGFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631WDGFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F5631WDGFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631WDGFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631WDGFB#V0?
R5F5631WDGFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631WDGFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631WDGFB#V0?
For technical support, including R5F5631WDGFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631WDGFB#V0 requirements.
6.How does Aetrix verify that R5F5631WDGFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F5631WDGFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631WDGFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F5631WDGFB#V0?
All R5F5631WDGFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631WDGFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631WDGFB#V0 part is unused and in its original packaging.
Return procedure for R5F5631WDGFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631WDGFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

