Renesas R5F5631WDGFC#V0
- Part No.:
- R5F5631WDGFC#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
R5F5631WDGFC#V0.pdf
- Description:
- 32BIT MCU RX631
- Quantity:
- Payment:

- Shipping:

Inventory:4,018
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631WDGFC#V0 from Renesas is a 100 MHz 32-bit RX CPU core microcontroller in the RX631 Group, featuring 768 KB on-chip flash memory, 128 KB SRAM, 32 KB data flash, IEEE-754 single-precision FPU, and integrated 10-/12-bit A/D converters. It supports USB 2.0 full-speed host/function/OTG, CAN (2 channels), up to 13 SCI interfaces, I²C (4 channels), RSPI (3 channels), and operates from a 2.7–3.6 V supply across –40 to +85°C.
For engineers reviewing the R5F5631WDGFC#V0 datasheet, R5F5631WDGFC#V0 pinout, R5F5631WDGFC#V0 application, or R5F5631WDGFC#V0 equivalent, this MCU delivers deterministic real-time performance for industrial HMI, motor control gateways, and networked sensor nodes requiring deterministic interrupt latency, cryptographic acceleration (AES-128/192/256), and IEC 60730 safety support - without Ethernet MAC functionality.
Technical Context
The R5F5631WDGFC#V0 implements the CISC Harvard-architecture RX CPU with 5-stage pipeline, variable-length instructions, and MPU-enforced memory protection. It executes at 165 DMIPS @ 100 MHz and integrates dual multiply-accumulate units, 32-bit multiplier (1-cycle), and 32-bit divider (2-cycle).
Its peripheral set excludes Ethernet MAC and EDMAC (distinguishing it from RX63N), but includes full-speed USB 2.0 OTG/host/function controller with 2 KB buffer RAM, 3 CAN modules (2 active in this variant), and parallel data capture unit (PDC) supporting image sensor interfacing via DTC/DMAC transfers to internal RAM or external SDRAM space.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard architecture with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables deterministic real-time response with sub-100 ns interrupt latency |
| Flash Memory | 768 KB on-chip main flash, zero-wait-state operation at 100 MHz for deterministic code execution |
| SRAM | 128 KB on-chip SRAM, no-wait access for instruction and operand storage, supports deep software standby backup |
| A/D Converter | 21-channel 12-bit S12AD + 8-channel 10-bit AD, 1.0 μs conversion time @ PCLK=50 MHz, with sample-and-hold and temperature sensor input |
| Crypto Engine | Data Encryption Unit (DEU) supporting AES-128/192/256 in ECB/CBC modes for secure firmware updates and data confidentiality |
| Operating Voltage | 2.7–3.6 V supply range; supports battery-backed RTC operation down to 2.3 V on VBATT pin |
| Temperature Range | –40°C to +85°C (D version), validated for industrial ambient conditions without derating |
Pinout & Package
Package: PLQP0176KB-A - 176-pin LQFP, 24 × 24 mm, 0.5 mm pitch, RoHS-compliant, surface-mountable with standard reflow profile.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual 2.7–3.6 V domains (VCC, AVCC0, VREFH) with dedicated analog ground (VSSA) for noise isolation in mixed-signal operation |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal for precise system timing; PLL locks to generate 100 MHz ICLK |
| RESET | Active-low reset input | Asynchronous reset assertion clears CPU state and peripherals; compatible with external POR circuits and JTAG/FINE debug reset |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 full-speed transceiver interface | Integrated PHY supports self-powered/bus-powered mode; VBUS detection enables OTG role switching and enumeration control |
| TXDn / RXDn (SCI) | Asynchronous serial communication lines | Up to 13 SCI channels configurable as UART, SPI, I²C, or LIN; hardware baud rate generation eliminates timer resource usage |
| TXDn / RXDn (CAN) | CAN bus differential signal pairs | Two CAN controllers (CAN0/CAN1) with 32 mailboxes each; ISO 11898-1 compliant for automotive and industrial fieldbus applications |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE-754 single-precision 32-bit hardware accelerator enabling fast math for motor control algorithms and sensor fusion without software emulation overhead |
| Memory Protection Unit (MPU) | Configurable region-based access control prevents unintended memory corruption between RTOS tasks or firmware partitions, meeting IEC 60730 Class B requirements |
| IEC 60730 Safety Support | Integrated oscillation-stop detection, CRC calculator (3 polynomials), IWDT with dedicated LOCO clock, and A/D self-diagnostic function for functional safety certification |
| Low-power operation | Four low-power modes (Sleep, All-module clock stop, Software Standby, Deep Software Standby); 500 μA/MHz active current enables battery-backed long-life deployments |
| Flexible clock system | Multiple on-chip oscillators (125 kHz LOCO, 50 MHz HOCO), programmable PLL, and independent clock dividers for ICLK/PCLK/FCLK/BCLK enable precise power/performance trade-offs per subsystem |
| Debug interface | JTAG and two-wire FINE interfaces support non-intrusive real-time debugging, flash programming, and boundary scan testing without additional pins or debug headers |
Applications
| Industrial HMI Controller | Smart Motor Drive Gateway |
|---|---|
|
Use Scenario: Local operator panel with touch interface, real-time status display, and parameter configuration for PLC-connected machinery. IC Role / Device Role / Timing Role: Main application processor executing GUI rendering, protocol translation (Modbus RTU/ASCII over SCI), and local logic control with <100 μs interrupt response. Use Value: Integrated 128 KB SRAM eliminates external RAM, while 768 KB flash stores firmware + localized UI assets; USB OTG enables field firmware updates via thumb drive. |
Use Scenario: Field-mounted gateway aggregating encoder feedback, current/voltage sensing, and CAN-based motor command distribution in servo systems. IC Role / Device Role / Timing Role: Real-time coordinator managing synchronized PWM generation (via MTU2/TPU), A/D sampling (S12AD), and CAN message scheduling with deterministic jitter under 200 ns. Use Value: Hardware FPU accelerates vector control math; DEU secures firmware updates; 12-bit A/D with sample-and-hold ensures accurate current measurement at 1 MSPS. |
| Networked Environmental Sensor Node | Medical Diagnostic Peripheral |
|
Use Scenario: Battery-powered air quality monitor transmitting CO₂, VOC, and temperature data over RS485/Modbus to building management systems. IC Role / Device Role / Timing Role: Low-power sensor aggregator with wake-on-event capability, using deep software standby mode (<10 μA) and RTC-triggered periodic sampling. Use Value: 500 μA/MHz active current and four low-power modes extend battery life; integrated temperature sensor (±1°C) calibrates gas sensor drift without external components. |
Use Scenario: Portable ECG front-end module acquiring biopotential signals, performing baseline filtering, and streaming digitized waveforms via USB to host PC. IC Role / Device Role / Timing Role: Signal acquisition controller synchronizing 12-bit A/D conversion, digital filtering (via FPU), and USB bulk transfer with guaranteed bandwidth and low-latency error handling. Use Value: On-chip 128 KB SRAM buffers >8 seconds of 1 kSPS ECG data; USB 2.0 full-speed interface ensures >1 MB/s sustained throughput without external FIFO. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NEDDFC | RX63N Group; adds Ethernet MAC + EDMAC, 2 MB flash, same 176-pin LQFP package | Required for wired industrial Ethernet (EtherNet/IP, Modbus TCP) edge nodes where R5F5631WDGFC#V0 lacks MAC layer | Select when Ethernet connectivity is mandatory; requires PCB layout changes for MII/RMII routing and magnetics |
| R5F566TEBDFP | RX66T Group; 160 MHz CPU, 512 KB flash, 128 KB SRAM, enhanced MTU3 timers, no USB OTG | Optimized for high-performance motor control (FOC, SVM) with dual 3-phase PWM outputs and faster ADC sampling | Choose for servo drives needing >100 kHz PWM resolution and real-time torque loop closure; sacrifices USB and crypto features |
Compared with R5F5631WDGFC#V0, R5F563NEDDFC adds Ethernet infrastructure but increases BOM cost and layout complexity, while R5F566TEBDFP trades USB/DEU for higher PWM precision and computational throughput - making R5F5631WDGFC#V0 optimal for cost-sensitive, USB-connected, safety-certifiable industrial controllers without Ethernet.
Availability
R5F5631WDGFC#V0 is available at Aetrix Electronics and suitable for industrial HMI, smart motor gateways, networked environmental sensors, medical diagnostic peripherals, and IEC 60730-compliant embedded systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F5631WDGFC#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX631 Group targets cost-optimized industrial control applications requiring real-time determinism, functional safety support, and rich peripheral integration - with R5F5631WDGFC#V0 delivering balanced performance, security, and low-power operation in a mature 176-pin LQFP package.
FAQ
What is the maximum operating frequency and CPU performance of the R5F5631WDGFC#V0?
The R5F5631WDGFC#V0 operates at a maximum system clock frequency of 100 MHz and delivers 165 DMIPS of processing performance. Its RX CPU core includes a 5-stage pipeline, variable-length instructions, and hardware floating-point unit compliant with IEEE-754 single-precision standard - enabling efficient execution of real-time control algorithms and signal processing tasks within the R5F5631WDGFC#V0's deterministic timing envelope.
Does the R5F5631WDGFC#V0 include an Ethernet MAC controller?
No, the R5F5631WDGFC#V0 belongs to the RX631 Group, which explicitly excludes the Ethernet MAC and associated EDMAC peripheral. This distinguishes it from the RX63N Group (e.g., R5F563NEDDFC). The R5F5631WDGFC#V0 instead emphasizes USB 2.0 full-speed OTG/host/function, CAN, and multiple serial interfaces - making it suitable for applications where wired Ethernet is not required but USB connectivity and fieldbus interoperability are critical.
What memory resources are integrated into the R5F5631WDGFC#V0?
The R5F5631WDGFC#V0 integrates 768 KB of on-chip flash memory (zero-wait-state at 100 MHz), 128 KB of SRAM (no-wait access for instructions and data), and 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. These resources support robust firmware storage, real-time data buffering, and non-volatile parameter retention - all within the single-chip architecture of the R5F5631WDGFC#V0 without requiring external memory expansion.
How does the R5F5631WDGFC#V0 support functional safety compliance?
The R5F5631WDGFC#V0 includes multiple hardware features aligned with IEC 60730 Class B requirements: oscillation-stop detection for main/sub clocks, independent watchdog timer (IWDT) with dedicated LOCO clock, CRC calculator supporting three polynomials, self-diagnostic function for the 10-bit A/D converter, and memory protection unit (MPU) for runtime memory access enforcement - all documented in the R5F5631WDGFC#V0's safety manual and validated for use in certified industrial control designs.
What is the package type and pin count of the R5F5631WDGFC#V0?
The R5F5631WDGFC#V0 is packaged in a PLQP0176KB-A - a 176-pin LQFP measuring 24 × 24 mm with 0.5 mm pitch. This RoHS-compliant, surface-mount package supports standard reflow soldering and provides 133 general-purpose I/O pins (including 18 with 5-V tolerance), dedicated USB and CAN transceiver pins, and separate analog/digital power domains - matching the mechanical and thermal requirements of industrial PCB layouts where the R5F5631WDGFC#V0 is deployed.
R5F5631WDGFC#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631WDGFC#V0 FAQ
1.How can I place an order for R5F5631WDGFC#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631WDGFC#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631WDGFC#V0 reliable?
The price and inventory of R5F5631WDGFC#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631WDGFC#V0 is usually 5 days.
3.What payment methods are accepted for R5F5631WDGFC#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631WDGFC#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631WDGFC#V0?
R5F5631WDGFC#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631WDGFC#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631WDGFC#V0?
For technical support, including R5F5631WDGFC#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631WDGFC#V0 requirements.
6.How does Aetrix verify that R5F5631WDGFC#V0 is sourced from the original manufacturer or authorized distributors?
All R5F5631WDGFC#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631WDGFC#V0 meets industry standards.
7.What is the process for return or replacement of R5F5631WDGFC#V0?
All R5F5631WDGFC#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631WDGFC#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631WDGFC#V0 part is unused and in its original packaging.
Return procedure for R5F5631WDGFC#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631WDGFC#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

