Renesas R5F5631WHDFP#V0
- Part No.:
- R5F5631WHDFP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F5631WHDFP#V0.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,825
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631WHDFP#V0 from Renesas is a 100 MHz 32-bit RX631 Group microcontroller featuring a 32-bit RX CPU core, 1 MB on-chip flash memory, 192 KB SRAM, 32 KB data flash, and integrated 12-bit/10-bit A/D converters. It supports USB 2.0 full-speed host/function interface, CAN (2 channels), up to 13 SCI channels, I²C (4 channels), and operates from a single 2.7–3.6 V supply in industrial temperature range (−40 to +85°C). It targets embedded control applications requiring deterministic real-time performance and peripheral integration without Ethernet.
For engineers reviewing the R5F5631WHDFP#V0 datasheet, R5F5631WHDFP#V0 pinout, R5F5631WHDFP#V0 application, or R5F5631WHDFP#V0 equivalent, key selection considerations include its 100-pin LQFP package (PLQP0100KB-A), absence of Ethernet MAC (distinguishing it from RX63N), support for USB OTG, dual CAN, and IEC60730-compliant safety features including CRC, IWDT, and self-diagnostic A/D functions.
Technical Context
The R5F5631WHDFP#V0 implements the RXv1 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code density. It integrates a memory protection unit (MPU), IEEE-754 single-precision FPU, and dual multiply-and-accumulate units - one optimized for register-to-register operations and another for memory-to-memory transfers.
Its clock system includes an internal 50 MHz HOCO, 125 kHz LOCO, and PLL-based frequency synthesis supporting independent clock domains: ICLK (up to 100 MHz for CPU), PCLK (up to 50 MHz for peripherals), FCLK (up to 50 MHz for FlashIF), and BCLK (up to 50 MHz for external bus). The device lacks Ethernet controller and SDRAM interface - confirmed exclusions for RX631 Group per datasheet Table 1.2.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables deterministic real-time execution with sub-10 ns instruction timing |
| Flash Memory | 1 MB on-chip main flash, zero-wait-state operation at 100 MHz - eliminates external memory latency for critical code |
| SRAM | 192 KB on-chip SRAM, no-wait access - sufficient for RTOS stacks, communication buffers, and control algorithms |
| A/D Converters | 21-channel 12-bit S12AD + 8-channel 10-bit AD; 1.0 µs conversion time @ 50 MHz PCLK - suitable for motor current sensing and analog monitoring |
| USB Interface | Full-speed USB 2.0 host/function/OTG module with 2 KB on-chip RAM buffer - supports device enumeration and host-side HID/class drivers |
| CAN Channels | 2 CAN modules compliant with ISO 11898-1, each with 32 mailboxes - enables dual-bus automotive or industrial network topologies |
| Operating Voltage | 2.7–3.6 V supply range; supports direct connection to standard 3.3 V logic rails without level-shifting |
Pinout & Package
Package: 100-pin LQFP (PLQP0100KB-A), 14 × 14 mm, 0.5 mm pitch, exposed pad (thermal enhancement), RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dedicated power/ground pairs per quadrant minimize noise coupling; 10 VCC and 10 VSS pins ensure stable core/peripheral rail delivery |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystals; required for precise timing in USB, CAN, and RTC applications |
| USB_VBUS / USB_ID / USB_DP / USB_DM | USB physical layer interface | Direct connection to USB connector; USB_ID enables OTG role detection; VBUS sensing supports self-powered/battery-powered mode |
| TXDn / RXDn (SCI) | Asynchronous serial transmit/receive | Up to 13 SCI channels available; hardware flow control and LIN protocol support enable robust industrial serial comms |
| TXDn / RXDn / RTSn / CTSn (USB) | USB transceiver control signals | Integrated USB PHY eliminates need for external transceiver; differential DP/DM routing requires controlled impedance (90 Ω) |
| CTX0 / CRX0 / CTX1 / CRX1 | CAN transceiver interface | Two independent CAN physical interfaces; require external CAN transceivers (e.g., TJA1042) for bus termination and isolation |
| AN000–AN020 | Analog input channels | 21 dedicated 12-bit ADC inputs with sample-and-hold; shared with GPIO - enables mixed-signal sensor acquisition without external mux |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O ports | 134 total I/O pins (100-pin package uses 78); 5-V tolerant on 17 pins - simplifies interfacing with legacy 5 V peripherals |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Safety Support | Hardware CRC calculator, independent watchdog timer (IWDT), oscillation-stop detection, and A/D self-diagnostic - reduces software certification effort for Class B appliances |
| Low-Power Operation | Four low-power modes (Sleep, All-module clock stop, Software standby, Deep software standby); 500 µA/MHz active current - extends battery life in portable HMI and sensor nodes |
| Real-Time Clock (RTC) | Calendar/clock function with alarm, periodic interrupt, and time-capture; battery-backed operation via VBATT pin - maintains timestamp across power cycles |
| Data Encryption Unit (DEU) | AES-128/192/256 encryption/decryption in ECB/CBC modes - enables secure firmware updates and data-at-rest protection in connected devices |
| Flexible Timer System | MTU2 (6-channel), TPU (12-channel), TMR (4-channel), CMT (4-channel) - supports PWM motor control, encoder counting, and precision timing without CPU overhead |
| On-Chip Debugging | JTAG and FINE two-wire interfaces supported; compatible with Renesas E1/E20 emulators - enables non-intrusive debugging and flash programming in production |
Applications
| Industrial PLC I/O Module | Smart Energy Meter |
|---|---|
Use Scenario: Standalone DIN-rail-mounted I/O expansion unit with analog inputs, digital outputs, and CAN fieldbus connectivity. IC Role / Device Role / Timing Role: Main controller executing cyclic I/O scan, CAN message scheduling, and local diagnostics. Use Value: Integrated 21-channel 12-bit ADC, dual CAN, and 192 KB SRAM eliminate external ADCs and bus controllers - reducing BOM cost and PCB area by >30%. |
Use Scenario: Residential electricity meter with tariff switching, tamper detection, and RS-485/PLC communication. IC Role / Device Role / Timing Role: System-on-chip managing metrology sampling, security, display, and communication stack. Use Value: IEC60730-compliant CRC, IWDT, and A/D self-test meet EN61000-4-30 Class A requirements; AES-256 secures firmware updates over HAN. |
| Medical Infusion Pump Controller | Building Automation Gateway |
Use Scenario: Battery-powered infusion pump with motor control, pressure sensing, and Bluetooth LE host interface. IC Role / Device Role / Timing Role: Real-time safety-critical controller managing stepper motor PWM, ADC-based occlusion detection, and USB configuration interface. Use Value: 100 MHz deterministic timing ensures <100 µs response to pressure fault; 32 KB reprogrammable data flash stores calibration and usage logs. |
Use Scenario: BACnet/IP-to-BACnet MS/TP gateway bridging Ethernet backbone with legacy HVAC controllers. IC Role / Device Role / Timing Role: Protocol translation engine handling TCP/IP stack, BACnet MS/TP framing, and real-time scheduling. Use Value: Dual CAN + USB + multiple SCI channels allow concurrent BACnet MS/TP (CAN), Modbus RTU (SCI), and configuration (USB) - eliminating need for discrete bridge ICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NWHDFP#V0 | RX63N variant with identical package, 1 MB flash, 192 KB SRAM, but adds Ethernet MAC and SDRAM controller | Required where IEEE 802.3 connectivity or external memory expansion is needed - e.g., industrial Ethernet gateways | Select R5F563NWHDFP#V0 only if Ethernet or SDRAM is mandatory; otherwise R5F5631WHDFP#V0 offers lower cost and reduced EMI from omitted Ethernet PHY interface |
| R5F566TEHDFP#V0 | RX66T Group part: 160 MHz CPU, 512 KB flash, 128 KB SRAM, enhanced MTU3 timers, no USB OTG, added EtherCAT slave support | Targeted at high-performance motor control (e.g., servo drives) requiring advanced PWM synchronization and position capture | Choose R5F566TEHDFP#V0 for servo/motion applications needing >100 MHz real-time control; R5F5631WHDFP#V0 remains optimal for general-purpose embedded control with USB/CAN/I²C integration |
Compared with R5F563NWHDFP#V0, the R5F5631WHDFP#V0 removes Ethernet and SDRAM interfaces to reduce cost and complexity while retaining full USB/CAN/I²C peripheral set; versus R5F566TEHDFP#V0, it trades higher clock speed and motion-specific timers for broader analog and communication flexibility at lower power.
Availability
R5F5631WHDFP#V0 is available at Aetrix Electronics and suitable for industrial automation, smart metering, medical devices, and building control systems requiring stable component supply, long-term lifecycle support, and qualified industrial-grade MCU performance.
Supply support for R5F5631WHDFP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX631 Group is designed for cost-sensitive, high-integration embedded control applications requiring real-time determinism, functional safety compliance (IEC60730), and rich peripheral sets - excluding Ethernet to optimize price and power for non-networked edge nodes.
FAQ
What is the maximum operating frequency and core type of the R5F5631WHDFP#V0?
The R5F5631WHDFP#V0 operates at a maximum frequency of 100 MHz using the 32-bit RXv1 CPU core. This core delivers 165 DMIPS performance with a 5-stage pipeline, IEEE-754 single-precision FPU, and memory protection unit (MPU) - enabling deterministic real-time execution for industrial control and safety-critical tasks.
Does the R5F5631WHDFP#V0 include an Ethernet MAC controller?
No, the R5F5631WHDFP#V0 does not include an Ethernet MAC controller. It belongs to the RX631 Group, which explicitly excludes Ethernet functionality per Renesas documentation (R01DS0098EJ0180, Table 1.2). For Ethernet capability, the RX63N Group part R5F563NWHDFP#V0 is the direct package-compatible alternative.
What are the flash and RAM capacities of the R5F5631WHDFP#V0?
The R5F5631WHDFP#V0 integrates 1 MB of on-chip main flash memory and 192 KB of on-chip SRAM, both operating at zero wait states up to 100 MHz. It also includes 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles - suitable for parameter storage and firmware field updates.
Which communication interfaces are supported by the R5F5631WHDFP#V0?
The R5F5631WHDFP#V0 supports USB 2.0 full-speed host/function/OTG, two CAN 2.0B channels, up to 13 SCI channels (with LIN and smart-card modes), four I²C interfaces (one FM+), three SPI channels, and IEBus. It does not support Ethernet, SDRAM, or external bus expansion - distinguishing it from RX63N variants.
Is the R5F5631WHDFP#V0 qualified for industrial temperature range?
Yes, the R5F5631WHDFP#V0 is rated for the industrial temperature range of −40°C to +85°C (D version). Its thermal design, 2.7–3.6 V supply tolerance, and integrated temperature sensor (±1°C accuracy) make it suitable for deployment in harsh environments such as factory floors, outdoor energy meters, and HVAC equipment.
R5F5631WHDFP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 14x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631WHDFP#V0 FAQ
1.How can I place an order for R5F5631WHDFP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631WHDFP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631WHDFP#V0 reliable?
The price and inventory of R5F5631WHDFP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631WHDFP#V0 is usually 5 days.
3.What payment methods are accepted for R5F5631WHDFP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631WHDFP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631WHDFP#V0?
R5F5631WHDFP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631WHDFP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631WHDFP#V0?
For technical support, including R5F5631WHDFP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631WHDFP#V0 requirements.
6.How does Aetrix verify that R5F5631WHDFP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F5631WHDFP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631WHDFP#V0 meets industry standards.
7.What is the process for return or replacement of R5F5631WHDFP#V0?
All R5F5631WHDFP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631WHDFP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631WHDFP#V0 part is unused and in its original packaging.
Return procedure for R5F5631WHDFP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631WHDFP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

