Renesas R5F5631YDGFC#V0
- Part No.:
- R5F5631YDGFC#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
R5F5631YDGFC#V0.pdf
- Description:
- 32BIT MCU RX631
- Quantity:
- Payment:

- Shipping:

Inventory:1,447
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631YDGFC#V0 from Renesas is a 100 MHz 32-bit RX CPU-based microcontroller in the RX631 Group, featuring 1 MB on-chip flash memory, 192 KB SRAM, 32 KB data flash, and integrated 10- and 12-bit A/D converters. It supports USB 2.0 full-speed host/function, CAN (2 channels), up to 13 SCI interfaces, I²C (4 channels), and operates from a single 2.7–3.6 V supply across –40 to +85°C. Designed for industrial control and networked edge devices without Ethernet.
For engineers reviewing the R5F5631YDGFC#V0 datasheet, R5F5631YDGFC#V0 pinout, R5F5631YDGFC#V0 application, or R5F5631YDGFC#V0 equivalent, this MCU delivers deterministic real-time performance with IEEE-754 FPU, MPU, JTAG/FINE debug, and IEC60730 safety features - critical for motor control, HMI, and programmable logic applications requiring high-integrity firmware execution.
Technical Context
The R5F5631YDGFC#V0 implements the RXv1 core with 5-stage CISC Harvard pipeline, 165 DMIPS at 100 MHz, and single-cycle 32×32-bit multiply. It integrates a memory protection unit (MPU), dual-clock domain (ICLK/PCLK), and independent watchdog timer (IWDT) driven by dedicated 125-kHz LOCO oscillator.
Its peripheral set excludes Ethernet MAC and SDRAM controller (distinguishing it from RX63N), but includes full-featured USB 2.0 OTG/host, CAN v2.0B with 32 mailboxes per channel, and parallel data capture unit (PDC) supporting image sensor interfacing via DTC/DMAC transfers to internal RAM or external CS space.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS - enables hard real-time deterministic execution for motion control loops. |
| Flash Memory | 1 MB on-chip main flash, zero-wait-state operation at 100 MHz - supports fast interrupt response and in-field firmware updates. |
| SRAM | 192 KB on-chip SRAM, no wait states - sufficient for dual-buffered communication stacks and real-time task data structures. |
| A/D Converters | 21-channel 12-bit S12AD + 8-channel 10-bit AD - simultaneous sampling with trigger synchronization to MTU/TPU timers for motor phase current sensing. |
| USB Interface | Full-speed USB 2.0 host/function/OTG with 2 KB on-chip RAM buffer - enables plug-and-play device connectivity without external PHY. |
| Operating Voltage | 2.7–3.6 V supply range - compatible with standard industrial 3.3 V rails and simplifies power design with single LDO. |
| Temperature Range | –40°C to +85°C (D version) - qualified for extended industrial environments including factory automation and building controls. |
Pinout & Package
Package: PLQP0176KB-A, 176-pin LQFP, 24 × 24 mm, 0.5 mm pitch, RoHS-compliant, lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dedicated analog/digital power pins with decoupling requirements - must be bypassed per Renesas layout guidelines to ensure ADC accuracy and EMI immunity. |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal - used as reference for PLL to generate 100 MHz ICLK; essential for USB timing compliance. |
| RESET | Active-low reset input | Asynchronous reset assertion clears CPU state and peripherals - requires external pull-up and debouncing for robust system initialization. |
| USB_DP / USB_DM | USB differential data pair | Full-speed USB 2.0 physical interface - requires 90 Ω differential impedance routing and series termination per USB spec. |
| TXD0 / RXD0 | SCI0 asynchronous serial interface | UART-compatible interface for debug console or host communication - supports auto-baud detection and LIN protocol framing via SCId. |
| AN000–AN020 | Analog input channels | 21 dedicated pins for 12-bit S12AD - include internal sample-and-hold; AN000–AN004, AN006, AN008–AN013 available in this 176-pin variant per Table 1.2. |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE-754 single-precision hardware accelerator - reduces PID loop computation time by >8× vs software emulation, enabling 10 kHz servo update rates. |
| Memory Protection Unit (MPU) | Configurable region-based access control for flash/SRAM/peripherals - enforces task isolation in RTOS environments and meets IEC60730 Class B requirements. |
| IEC60730 Safety Support | Integrated CRC calculator, oscillation-stop detection, self-diagnostic A/D test, IWDT - eliminates need for external safety monitors in Class B appliance designs. |
| Programmable Pulse Generator (PPG) | 32-channel pulse output triggered by MTU2/TPU - generates precise gate drive signals for 3-phase inverters with dead-time insertion and fault blanking. |
| USB OTG Capability | Single-port dual-role controller with integrated transceiver - allows field-service firmware upload via USB stick or PC connection without host-mode hardware changes. |
Applications
| Industrial Motor Control | Building Automation Gateway |
|---|---|
Use Scenario: Closed-loop control of BLDC/PMSM motors in HVAC compressors and conveyor drives. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms using RXv1 FPU and synchronized PWM generation via MTU2/TPU/PPG. Use Value: 100 MHz deterministic timing ensures <1 µs jitter on PWM outputs, enabling smooth torque delivery and reduced acoustic noise. |
Use Scenario: Protocol translation between BACnet MS/TP, Modbus RTU, and Ethernet/IP in smart building controllers. IC Role / Device Role / Timing Role: Dual-role USB host (for field configuration) and SCI/IEBus/CAN peripherals for legacy fieldbus bridging. Use Value: Integrated USB + multiple serial interfaces eliminate external bridge ICs, reducing BOM cost and PCB area by 35%. |
| Programmable Logic Controller (PLC) I/O Module | HMI Controller with Local Display |
Use Scenario: Digital I/O expansion module with analog input conditioning and isolated CAN backplane communication. IC Role / Device Role / Timing Role: High-resolution 12-bit A/D acquisition with trigger sync to TMR for timestamped sensor logging. Use Value: On-chip 192 KB SRAM buffers 10+ seconds of 1 kHz analog data, enabling gap-free logging during CAN bus congestion. |
Use Scenario: Touch-enabled local display controller for industrial equipment status and parameter adjustment. IC Role / Device Role / Timing Role: SPI-driven TFT LCD interface via EXDMAC cluster transfer, plus resistive touch ADC scanning. Use Value: EXDMAC direct-to-LCD capability achieves 60 fps refresh without CPU intervention, freeing core for application logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NEDDFC | RX63N Group; adds Ethernet MAC, RMII/MII, EDMAC, and SDRAM controller; same 176-pin LQFP package. | Required for wired industrial Ethernet nodes (EtherNet/IP, PROFINET); not suitable where Ethernet adds unnecessary cost/complexity. | Select R5F563NEDDFC only if 10/100 Mbps Ethernet connectivity is mandatory; otherwise R5F5631YDGFC#V0 offers lower BOM cost and simpler layout. |
| R5F566TEBDFP | RX66T Group; 160 MHz CPU, enhanced MTU3-T, 32-channel 12-bit A/D, higher CAN FD support; 100-pin LQFP. | Targeted at high-performance servo drives needing >20 kHz PWM and dual CAN FD; smaller package limits I/O count and peripheral density. | Choose R5F566TEBDFP for next-gen servo systems demanding higher resolution timing and CAN FD; R5F5631YDGFC#V0 remains optimal for cost-sensitive PLC I/O modules. |
Compared with R5F563NEDDFC, R5F5631YDGFC#V0 removes Ethernet complexity while retaining identical USB/CAN/SCI peripheral count and 192 KB SRAM - ideal for non-Ethernet edge controllers. Against R5F566TEBDFP, it trades peak clock speed for broader I/O availability and mature toolchain support in established industrial designs.
Availability
R5F5631YDGFC#V0 is available at Aetrix Electronics and suitable for industrial motor control, building automation gateways, PLC I/O modules, and HMI controllers requiring stable component supply and long-term manufacturing continuity.
Supply support for R5F5631YDGFC#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX631 Group targets cost-optimized industrial control applications, delivering high-CPU-performance with integrated safety features, rich analog/motor-control peripherals, and USB/CAN connectivity - all without Ethernet overhead.
FAQ
What is the maximum operating frequency and CPU performance of the R5F5631YDGFC#V0?
The R5F5631YDGFC#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance using the RXv1 32-bit CPU core. Its single-cycle 32×32-bit multiplier and IEEE-754 floating-point unit enable efficient execution of real-time control algorithms. This performance level is confirmed in the R01DS0098EJ0180 datasheet Section 1.1 and is consistent across all RX631 Group variants including the R5F5631YDGFC#V0.
Does the R5F5631YDGFC#V0 include an Ethernet MAC interface?
No, the R5F5631YDGFC#V0 does not include an Ethernet MAC interface. It belongs to the RX631 Group, which explicitly excludes Ethernet functionality - unlike the RX63N Group. This distinction is clearly stated in the document's feature summary and Table 1.2, confirming that R5F5631YDGFC#V0 is optimized for applications requiring USB, CAN, and serial connectivity without Ethernet overhead.
What package type and pin count does the R5F5631YDGFC#V0 use?
The R5F5631YDGFC#V0 uses the PLQP0176KB-A package: a 176-pin LQFP with 24 × 24 mm body size and 0.5 mm pitch. This package is confirmed in Table 1.3 of the R01DS0098EJ0180 datasheet under the RX631 Group listing, and supports 111 general-purpose I/O pins, 18 of which are 5-V tolerant - making it suitable for mixed-voltage industrial interfacing.
How much on-chip memory does the R5F5631YDGFC#V0 integrate?
The R5F5631YDGFC#V0 integrates 1 MB of on-chip flash memory, 192 KB of SRAM, and 32 KB of reprogrammable data flash. These values are specified in Table 1.3 for part number R5F5631YDGFC#V0 and verified in Section 1.1's memory classification table. The flash supports zero-wait-state operation at 100 MHz, and the data flash is rated for 100,000 erase/write cycles.
Which communication interfaces are supported by the R5F5631YDGFC#V0?
The R5F5631YDGFC#V0 supports USB 2.0 full-speed host/function/OTG, CAN (2 channels, ISO 11898-1 compliant), up to 13 SCI interfaces (including LIN and smart-card modes), 4 I²C channels (one FM+), 3 RSPI channels, and IEBus. These are fully documented in Table 1.2 and Section 1.1's communication function description - with no Ethernet or SDRAM controller included, distinguishing it from RX63N variants.
R5F5631YDGFC#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631YDGFC#V0 FAQ
1.How can I place an order for R5F5631YDGFC#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631YDGFC#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631YDGFC#V0 reliable?
The price and inventory of R5F5631YDGFC#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631YDGFC#V0 is usually 5 days.
3.What payment methods are accepted for R5F5631YDGFC#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631YDGFC#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631YDGFC#V0?
R5F5631YDGFC#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631YDGFC#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631YDGFC#V0?
For technical support, including R5F5631YDGFC#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631YDGFC#V0 requirements.
6.How does Aetrix verify that R5F5631YDGFC#V0 is sourced from the original manufacturer or authorized distributors?
All R5F5631YDGFC#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631YDGFC#V0 meets industry standards.
7.What is the process for return or replacement of R5F5631YDGFC#V0?
All R5F5631YDGFC#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631YDGFC#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631YDGFC#V0 part is unused and in its original packaging.
Return procedure for R5F5631YDGFC#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631YDGFC#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

