Renesas R5F5631YHDFB#V0
- Part No.:
- R5F5631YHDFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F5631YHDFB#V0.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,599
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5631YHDFB#V0 from Renesas is a 100 MHz 32-bit RX631 Group microcontroller with integrated FPU, 1 MB on-chip flash memory, 256 KB SRAM, and 32 KB data flash. It features 12-bit and 10-bit A/D converters (21 and 8 channels), dual 10-bit D/A outputs, Ethernet MAC (not present in RX631), USB 2.0 host/function/OTG, CAN, multiple SCI/I²C/SPI interfaces, and real-time clock - deployed in industrial HMI and networked sensor gateway applications.
For engineers reviewing the R5F5631YHDFB#V0 datasheet, R5F5631YHDFB#V0 pinout, R5F5631YHDFB#V0 application, or R5F5631YHDFB#V0 equivalent, key selection criteria include its 144-pin LQFP package, -40°C to +85°C operating range, absence of Ethernet controller (RX631 distinction), and support for IEC60730 safety compliance functions including CRC, self-diagnostic A/D, and oscillation-stop detection.
Technical Context
The R5F5631YHDFB#V0 implements the 32-bit RX CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code. It executes at up to 165 DMIPS and includes single-precision IEEE-754 floating-point unit, two multiply-and-accumulate units, and 32-bit multiplier with one-cycle latency.
Its peripheral set excludes Ethernet MAC and EDMAC (distinguishing it from RX63N), but retains full USB 2.0 host/function/OTG with 2 KB buffer, three CAN channels (ISO 11898-1 compliant), up to 13 SCI channels with flexible modes (asynchronous, SPI/I²C emulation), four I²C interfaces (one FM+), and parallel data capture unit (PDC) supporting image sensor interfacing via DTC/DMAC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 1 MB flash (no wait states @100 MHz), 256 KB SRAM, 32 KB reprogrammable data flash (100k cycles) |
| Analog Peripherals | 21-channel 12-bit A/D (1 µs conversion @50 MHz PCLK), 8-channel 10-bit A/D, 2×10-bit D/A, on-die temperature sensor (±1°C) |
| Timers & PWM | MTU2 (6-channel 16-bit), TPU (12-channel 16-bit), 4×8-bit TMR, 4×16-bit CMT, PPG (32 pulse outputs), POE2 for waveform pin control |
| Communication | USB 2.0 host/function/OTG (full-speed), 3×CAN (32 mailboxes each), 13×SCI, 4×I²C (1 Mbps), 3×SPI, IEBus, PDC |
| Package & Environment | 144-pin LQFP (PLQP0144KA-A), 20 × 20 mm, 0.5 mm pitch, -40°C to +85°C (D version) |
| Safety & Security | IEC60730-compliant features: CRC calculator (3 polynomials), A/D self-diagnostic, oscillation-stop detection, IWDT with dedicated LOCO clock |
Pinout & Package
Package: PLQP0144KA-A - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.5 mm lead pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply / Ground | Core & I/O supply (2.7–3.6 V); 13 dedicated VCC/VSS pairs ensure stable operation across high-speed peripherals |
| XTAL/EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal; enables precise system clock generation and PLL reference |
| RESET | Active-low reset input | Asynchronous hardware reset; triggers POR, LVD, and watchdog resets; compatible with open-drain pull-up |
| USB_VBUS, USB_DP, USB_DM | USB power detection & differential data | Enables bus-powered/full-speed OTG operation; VBUS sensing supports device/host role negotiation |
| TXDn/RXDn (SCI) | Asynchronous serial I/O | Up to 13 independent SCI channels; configurable baud rate, LSB/MSB-first, smart-card mode, LIN support |
| AD00–AD20 | Analog input channels | 21 dedicated pins for 12-bit A/D; shared with GPIO; internal sample-and-hold enables simultaneous multi-channel sampling |
| DA0, DA1 | Digital-to-analog outputs | Two buffered 10-bit voltage outputs (0–VREFH); used for sensor calibration references or analog actuator control |
| IRQ0–IRQ15 | External interrupt inputs | 16 dedicated edge-triggered pins; support wake-up from low-power modes; programmable polarity and filter |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | IEEE-754 single-precision hardware acceleration enables real-time motor control and sensor fusion without software emulation overhead |
| Memory protection unit (MPU) | Configurable region-based access control prevents unintended memory corruption in multitasking RTOS environments |
| Background operation (BGO) | Data flash programming/erasing proceeds concurrently with CPU execution - critical for firmware updates without system halt |
| IEC60730 safety suite | Integrated CRC, A/D self-test, clock failure detection, and IWDT provide certified functional safety building blocks for Class B appliances |
| Flexible clock system | Independent ICLK/PCLK/FCLK/BCLK domains allow optimized power/performance trade-offs - e.g., CPU at 100 MHz while peripherals run at 50 MHz |
Applications
| Industrial HMI Panel | Smart Energy Gateway |
|---|---|
Use Scenario: Touch-enabled display interface with local logic, data logging, and Modbus TCP connectivity in factory-floor equipment. IC Role / Device Role / Timing Role: Main application processor managing GUI rendering, real-time event response, and dual-role USB/Modbus communication stack. Use Value: Integrated 256 KB SRAM eliminates external RAM; USB OTG enables field technician firmware update via thumb drive; 12-bit A/D monitors panel supply rails and temperature. |
Use Scenario: Residential energy meter aggregating data from smart meters, solar inverters, and grid sensors before forwarding via Ethernet or cellular modem. IC Role / Device Role / Timing Role: Central protocol translator and time-synchronized data concentrator with RTC timestamping and secure firmware integrity checks. Use Value: IEC60730-compliant CRC and A/D self-test satisfy utility certification requirements; 32 KB data flash stores encrypted configuration and metering logs; CAN handles legacy meter interfaces. |
| Networked HVAC Controller | Programmable Logic Relay |
Use Scenario: DIN-rail mounted HVAC controller with BACnet/IP, LonWorks, and Modbus RTU support for building automation systems. IC Role / Device Role / Timing Role: Real-time deterministic controller executing PID loops, managing multi-protocol stacks, and driving relay/valve outputs. Use Value: MTU2/TPU timers deliver precise PWM for fan speed control; 10-bit D/A outputs analog valve position signals; 13 SCI channels enable concurrent protocol gateways. |
Use Scenario: Compact industrial relay module replacing electromechanical relays with programmable logic, analog monitoring, and remote diagnostics. IC Role / Device Role / Timing Role: Embedded logic engine executing ladder logic or state machines while monitoring current/voltage via A/D and controlling solid-state outputs. Use Value: On-chip 1 MB flash stores user programs and firmware; temperature sensor validates thermal derating; 5-V-tolerant GPIO simplifies interface to legacy 24 V control circuits. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NWHDFB#V0 | RX63N variant: adds Ethernet MAC + EDMAC, same 1 MB flash/256 KB SRAM, identical 144-pin LQFP package | Required where IEEE 802.3 connectivity is mandatory (e.g., industrial Ethernet I/O modules) | Select R5F563NWHDFB#V0 only if Ethernet PHY integration is needed; otherwise R5F5631YHDFB#V0 reduces BOM cost and layout complexity |
| R5F566TEHDFB#V0 | RX66T Group: 160 MHz CPU, enhanced timer (GPT), no USB OTG, adds encoder interface, same 144-pin LQFP | Better suited for servo drive control requiring high-resolution PWM and position feedback, not general-purpose HMI | Choose R5F566TEHDFB#V0 for motion control; R5F5631YHDFB#V0 remains optimal for mixed-protocol, USB/USB-host-centric designs |
Compared with R5F563NWHDFB#V0, the R5F5631YHDFB#V0 omits Ethernet hardware to reduce cost and power, making it ideal for USB-centric gateways; versus R5F566TEHDFB#V0, it retains full USB/OTG and broader analog capability at lower clock speed - better balanced for HMI and protocol bridging.
Availability
R5F5631YHDFB#V0 is available at Aetrix Electronics and suitable for industrial HMI panels, smart energy gateways, and networked HVAC controllers requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F5631YHDFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX631 Group targets cost-sensitive, safety-aware industrial applications - delivering high-performance 32-bit processing with integrated safety features, rich analog peripherals, and multi-protocol connectivity in compact packages.
FAQ
What is the maximum operating frequency and CPU performance of the R5F5631YHDFB#V0?
The R5F5631YHDFB#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance using the 32-bit RX CPU core. Its single-precision IEEE-754 floating-point unit enables efficient real-time computation without software emulation overhead, making the R5F5631YHDFB#V0 suitable for sensor fusion and control algorithms in resource-constrained industrial systems.
Does the R5F5631YHDFB#V0 include an Ethernet controller?
No, the R5F5631YHDFB#V0 belongs to the RX631 Group, which explicitly excludes the Ethernet MAC and EDMAC modules present in the RX63N Group. This distinction is confirmed in Renesas documentation: "RX63N Group products incorporate an Ethernet controller while RX631 Group products do not." The R5F5631YHDFB#V0 retains USB 2.0 host/function/OTG, CAN, and multiple serial interfaces for alternative networked connectivity.
What package type and pin count does the R5F5631YHDFB#V0 use?
The R5F5631YHDFB#V0 uses a 144-pin LQFP package designated PLQP0144KA-A: 20 × 20 mm body size, 0.5 mm lead pitch, with exposed thermal pad. This package supports 111 general-purpose I/O pins (including 18 with 5-V tolerance), and is pin-compatible across RX631 variants sharing the same footprint - enabling scalable memory/configurations without PCB redesign.
How does the R5F5631YHDFB#V0 support functional safety standards like IEC60730?
The R5F5631YHDFB#V0 integrates multiple IEC60730 Class B compliance features: hardware CRC calculator (three polynomials), self-diagnostic A/D converter test, main clock oscillation-stop detection, independent watchdog timer (IWDT) with dedicated LOCO clock, and memory protection unit (MPU). These features are documented in the R01DS0098EJ0180 datasheet and enable certified safety firmware implementation without external components - a key advantage of the R5F5631YHDFB#V0 in appliance and industrial controls.
What are the flash and RAM capacities of the R5F5631YHDFB#V0?
The R5F5631YHDFB#V0 includes 1 MB of on-chip main flash memory (with zero wait states at 100 MHz), 256 KB of SRAM (also zero wait states), and 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. This memory configuration supports complex real-time OS deployments, local data logging, and over-the-air firmware updates - all within the R5F5631YHDFB#V0's integrated silicon.
R5F5631YHDFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5631YHDFB#V0 FAQ
1.How can I place an order for R5F5631YHDFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5631YHDFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5631YHDFB#V0 reliable?
The price and inventory of R5F5631YHDFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5631YHDFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F5631YHDFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5631YHDFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5631YHDFB#V0?
R5F5631YHDFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5631YHDFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5631YHDFB#V0?
For technical support, including R5F5631YHDFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5631YHDFB#V0 requirements.
6.How does Aetrix verify that R5F5631YHDFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F5631YHDFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5631YHDFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F5631YHDFB#V0?
All R5F5631YHDFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5631YHDFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5631YHDFB#V0 part is unused and in its original packaging.
Return procedure for R5F5631YHDFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5631YHDFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

