Renesas R5F563NACDFB#V0
- Part No.:
- R5F563NACDFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563NACDFB#V0.pdf
- Description:
- IC MCU 32BIT 768KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,992
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NACDFB#V0 from Renesas is a 100-MHz 32-bit RX63N Group microcontroller with integrated Ethernet MAC, single-precision IEEE-754 FPU, 768 KB on-chip flash, 128 KB SRAM, and 32 KB data flash. It features 100 MHz operation with zero wait states, 12-bit/10-bit A/D converters (21/8 channels), dual 10-bit D/A outputs, and operates from a 2.7–3.6 V supply across –40 to +85°C. It targets industrial Ethernet edge nodes requiring deterministic real-time control and secure connectivity.
For engineers reviewing the R5F563NACDFB#V0 datasheet, R5F563NACDFB#V0 pinout, R5F563NACDFB#V0 application, or R5F563NACDFB#V0 equivalent, key selection criteria include Ethernet MAC support (MII/RMII), USB 2.0 host/function/OTG capability, CAN v2.0B compliance (3 channels), 13 SCI interfaces, and IEC60730 safety features including CRC, self-diagnostic A/D, and oscillation-stop detection.
Technical Context
The R5F563NACDFB#V0 implements the 32-bit RX CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code. It integrates a dedicated Ethernet DMA controller (EDMAC) with 2 KB TX/RX FIFOs and supports full/half-duplex 10/100 Mbps via MII or RMII physical layer interface.
Its clock system includes main crystal oscillator (4–16 MHz), PLL for 100 MHz ICLK, and independent IWDT-dedicated 125 kHz LOCO. The MCU supports four low-power modes, battery-backed RTC, and MPU-enforced memory protection - all aligned with IEC60730 Class B functional safety requirements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RX 32-bit CPU, 100 MHz max, 165 DMIPS performance |
| Flash Memory | 768 KB on-chip main flash, zero-wait-state access at 100 MHz |
| SRAM | 128 KB on-chip SRAM, zero-wait-state access, supports deep software standby backup |
| A/D Converter | 21-channel 12-bit S12AD + 8-channel 10-bit AD, 1.0 μs conversion time @ 50 MHz PCLK |
| Communications | Ethernet MAC (10/100 Mbps, MII/RMII), USB 2.0 host/function/OTG, 3× CAN, 13× SCI, 4× RIIC, 3× RSPI |
| Security & Safety | AES-128/192/256 DEU, CRC calculator, IWDT, self-diagnostic A/D, oscillation-stop detection |
| Operating Range | 2.7–3.6 V supply, –40 to +85°C ambient temperature (D version) |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 × 20 mm, 0.5 mm pitch, RoHS-compliant, surface-mount.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual 2.7–3.6 V domains (core/I/O); 133 total I/O pins with 5-V tolerant capability on 18 pins |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal for precise system clock generation and PLL reference |
| ETH_MDC / ETH_MDIO | Ethernet management interface | IEEE 802.3u-compliant MDIO bus for PHY register configuration and status monitoring |
| ETH_TXD0–3 / ETH_RXD0–3 | Ethernet data lanes | MII mode: 8-pin parallel interface; RMII mode: reduced 2-pin interface with shared REF_CLK |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 full-speed transceiver | Integrated PHY supports host/function/OTG; VBUS sensing enables automatic role switching |
| CAN0_TX / CAN0_RX | Channel 0 CAN transceiver interface | ISO 11898-1 compliant differential signaling; 32-mailbox FIFO per CAN channel |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet MAC + EDMAC | Dedicated hardware offloads frame processing; 2 KB TX/RX FIFOs reduce CPU interrupt load in high-throughput applications |
| USB 2.0 Host/Function/OTG | Single-port dual-role controller with 2 KB on-chip RAM buffer; supports self- and bus-powered modes without external components |
| IEC60730 Safety Support | Hardware-accelerated CRC, IWDT with dedicated oscillator, A/D self-test, and clock failure detection meet Class B compliance requirements |
| Floating-Point Unit | IEEE-754 single-precision FPU enables deterministic real-time math for motor control, sensor fusion, and digital power algorithms |
| Data Encryption Unit (DEU) | AES-128/192/256 encryption/decryption in ECB/CBC modes accelerates secure firmware updates and data-at-rest protection |
Applications
| Industrial Ethernet Gateway | Smart Energy Metering |
|---|---|
Use Scenario: Edge gateway aggregating Modbus TCP, BACnet/IP, and EtherNet/IP traffic between field devices and cloud SCADA systems. IC Role / Device Role / Timing Role: Primary application processor with integrated Ethernet MAC, USB OTG for field service, and CAN for legacy device bridging. Use Value: Eliminates external PHY and switch ICs; deterministic 100 MHz RX core ensures sub-millisecond packet processing latency. |
Use Scenario: DIN-rail mounted electricity meter with tariff-based billing, tamper detection, and remote firmware update over cellular backhaul. IC Role / Device Role / Timing Role: System-on-chip controller managing metrology ADCs, LCD display, secure OTA updates, and HPLC/RF communication stacks. Use Value: On-chip AES-256 and CRC enable FIPS 140-2 Level 1 certified secure boot and encrypted parameter storage. |
| Building Automation Controller | Medical Diagnostic Interface |
Use Scenario: HVAC controller coordinating fan speed, valve position, and air quality sensors across BACnet MS/TP and LonWorks networks. IC Role / Device Role / Timing Role: Real-time scheduler executing PID loops, managing 13 SCI peripherals for protocol translation, and logging data to internal flash. Use Value: 128 KB zero-wait-state SRAM allows double-buffered sensor acquisition and real-time analytics without external memory. |
Use Scenario: Portable ultrasound front-end interface handling analog beamforming signals, touch UI, and DICOM export via USB or Wi-Fi. IC Role / Device Role / Timing Role: High-precision timing controller synchronizing 21-channel 12-bit A/D sampling, PWM-driven display backlight, and USB mass-storage transfers. Use Value: 1.0 μs A/D conversion time at 50 MHz PCLK enables >1 MSPS aggregate sampling for real-time image reconstruction. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NECDFB#V0 | 2 MB flash, 256 KB SRAM, same package and peripheral set | Higher memory headroom for complex protocol stacks (e.g., TLS, MQTT-SN) and larger UI assets | Select when firmware size exceeds 768 KB or real-time buffering requires >128 KB SRAM |
| R5F563NACDFC#V0 | Same flash/SRAM, but PLQP0176KB-A (176-pin LQFP) package - 32 additional I/O pins and SDRAM interface support | Enables external memory expansion for video buffering or large database storage | Choose when application requires >133 GPIOs or direct SDRAM interfacing for high-bandwidth data capture |
Compared with R5F563NACDFB#V0, R5F563NECDFB#V0 offers scalable memory for feature-rich firmware, while R5F563NACDFC#V0 provides expanded I/O and external memory capability - both retain identical peripheral functionality and safety features.
Availability
R5F563NACDFB#V0 is available at Aetrix Electronics and suitable for industrial automation, smart metering, and building control applications requiring stable component supply, long-term lifecycle assurance, and automotive-grade traceability.
Supply support for R5F563NACDFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RX63N Group is designed for real-time industrial connectivity applications demanding integrated Ethernet, USB, CAN, safety certification, and deterministic 100 MHz performance - targeting edge controllers, gateways, and intelligent sensors.
FAQ
What is the maximum operating frequency and core performance of the R5F563NACDFB#V0?
The R5F563NACDFB#V0 operates at a maximum frequency of 100 MHz using the 32-bit RX CPU core and delivers 165 DMIPS of processing performance. Its single-precision IEEE-754 floating-point unit enables efficient execution of real-time mathematical operations required in motor control and sensor fusion applications. This performance level is sustained across its full operating voltage (2.7–3.6 V) and temperature range (–40 to +85°C).
Does the R5F563NACDFB#V0 support Ethernet connectivity, and what physical layer interfaces are available?
Yes, the R5F563NACDFB#V0 integrates a full-featured Ethernet MAC supporting 10/100 Mbps operation in both full- and half-duplex modes. It supports IEEE 802.3u-compliant MII (Media Independent Interface) and RMII (Reduced MII) physical layer interfaces. The dedicated EDMAC with 2 KB TX/RX FIFOs offloads frame handling from the CPU, enabling efficient packet processing in industrial gateway and IoT edge applications.
What safety and security features does the R5F563NACDFB#V0 include for certified industrial designs?
The R5F563NACDFB#V0 includes multiple hardware features supporting IEC60730 Class B compliance: oscillation-stop detection, hardware CRC calculator (with three polynomials), independent watchdog timer (IWDT) with dedicated 125 kHz LOCO clock, and self-diagnostic A/D converter functionality. It also integrates a Data Encryption Unit (DEU) supporting AES-128/192/256 encryption/decryption in ECB/CBC modes for secure firmware updates and data confidentiality.
How much on-chip memory does the R5F563NACDFB#V0 provide, and what are its access characteristics?
The R5F563NACDFB#V0 includes 768 KB of on-chip flash memory and 128 KB of SRAM - both accessible at zero wait states up to 100 MHz. It also integrates 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. The flash supports on-board programming via debug interface or parallel programmer mode, and the SRAM retains content during deep software standby mode when backed by VBATT.
Which communication interfaces are integrated into the R5F563NACDFB#V0, and how many instances are available?
The R5F563NACDFB#V0 integrates Ethernet MAC (1), USB 2.0 host/function/OTG (1 port), CAN (3 channels, each with 32 mailboxes), SCI (13 channels), I2C (4 channels, one FM+), RSPI (3 channels), and IEBus (1 channel). All interfaces operate concurrently under the 100 MHz RX core with configurable clock dividers, enabling simultaneous multi-protocol connectivity in complex industrial systems without external bridge ICs.
R5F563NACDFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 768KB (768K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NACDFB#V0 FAQ
1.How can I place an order for R5F563NACDFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NACDFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NACDFB#V0 reliable?
The price and inventory of R5F563NACDFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NACDFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F563NACDFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NACDFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NACDFB#V0?
R5F563NACDFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NACDFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NACDFB#V0?
For technical support, including R5F563NACDFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NACDFB#V0 requirements.
6.How does Aetrix verify that R5F563NACDFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563NACDFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NACDFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F563NACDFB#V0?
All R5F563NACDFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NACDFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NACDFB#V0 part is unused and in its original packaging.
Return procedure for R5F563NACDFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NACDFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

