Renesas R5F563NACDFC#V0
- Part No.:
- R5F563NACDFC#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
R5F563NACDFC#V0.pdf
- Description:
- IC MCU 32BIT 768KB FLSH 176LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,183
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NACDFC#V0 from Renesas is a 100 MHz 32-bit RX63N Group microcontroller with integrated Ethernet MAC, single-precision IEEE-754 FPU, 768 KB on-chip flash, 128 KB SRAM, and 32 KB data flash. It supports USB 2.0 host/function/OTG, CAN (3 channels), 13 SCI interfaces, 4 I²C channels, and operates from 2.7–3.6 V at –40 to +85°C in a 176-pin LQFP package. Used in industrial gateways requiring real-time control and network connectivity.
For engineers reviewing the R5F563NACDFC#V0 datasheet, R5F563NACDFC#V0 pinout, R5F563NACDFC#V0 application, or R5F563NACDFC#V0 equivalent, key selection criteria include Ethernet MAC support (vs. RX631), 100-MHz deterministic timing, integrated DEU-AES encryption, IEC60730 safety features, and 134 GPIO with 5-V tolerance - critical for fieldbus-connected embedded systems.
Technical Context
The R5F563NACDFC#V0 implements the 32-bit RX CPU core with 5-stage CISC Harvard pipeline, supporting 165 DMIPS at 100 MHz and ultra-compact variable-length instructions. Its memory subsystem includes zero-wait-state 100-MHz flash and SRAM, plus background-programmable 32 KB data flash with 100,000-cycle endurance.
It integrates dedicated hardware accelerators: Ethernet DMA controller (EDMAC) with 2 KB TX/RX FIFOs, Data Encryption Unit (DEU) for AES-128/192/256 in ECB/CBC modes, and CRC calculator with three configurable polynomials. Clock architecture provides independent domain scaling (ICLK up to 100 MHz, PCLK up to 50 MHz, BCLK up to 50 MHz).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard, 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK), enabling deterministic real-time response |
| Flash Memory | 768 KB on-chip main flash, zero-wait-state access at 100 MHz |
| SRAM | 128 KB on-chip SRAM, zero-wait-state, supports instruction + operand execution |
| Data Flash | 32 KB reprogrammable E² data flash, 100,000 write/erase cycles, background operation |
| Ethernet Interface | IEEE 802.3-compliant MAC with MII/RMII support, 10/100 Mbps full/half-duplex |
| Security & Safety | AES-128/192/256 (ECB/CBC) via DEU; CRC calculator; IEC60730 self-diagnostic functions |
Pinout & Package
Package: PLQP0176KB-A - 176-pin LQFP, 24 × 24 mm, 0.5-mm pitch, RoHS-compliant, surface-mount.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | 2.7–3.6 V core/analog supply; 13 dedicated VCC/VSS pairs ensure stable low-noise operation |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal for precise system clock generation |
| MDIO / MDC | Management Data Input/Output | IEEE 802.3-compliant PHY management interface for Ethernet configuration |
| RMII_RXD0 / RMII_RXD1 | Ethernet receive data lines | Reduced Media Independent Interface inputs for 10/100 Mbps reception |
| USB_VBUS / USB_DP / USB_DM | USB power detection & differential data | Full-speed USB 2.0 host/function/OTG interface with VBUS sensing and transceiver |
| TXDn / RXDn (SCI) | Asynchronous serial transmit/receive | 13 SCI channels support UART, SPI-like, I²C-like, and LIN protocols |
| AD000–AD020 | Analog input channels | 21-channel 12-bit A/D converter with sample-and-hold, 1 µs conversion time @ 50 MHz PCLK |
| DA0 / DA1 | Digital-to-analog outputs | Two 10-bit voltage-output DACs, rail-to-rail (0 V to VREFH) |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet MAC + EDMAC | Hardware-accelerated 10/100 Mbps frame handling with descriptor-based DMA offloads CPU overhead |
| Floating-Point Unit | Single-precision IEEE-754 compliant FPU enables real-time signal processing without software emulation |
| IEC60730 Compliance Support | Integrated oscillation-stop detection, CRC engine, IWDT, and A/D self-diagnostic reduce functional-safety certification effort |
| Flexible Clock Architecture | Independent ICLK/PCLK/FCLK/BCLK domains allow optimized power/performance trade-offs per subsystem |
| Secure Boot & Encryption | DEU-AES hardware engine supports secure firmware updates and encrypted data storage |
Applications
| Industrial Ethernet Gateway | Smart Energy Metering |
|---|---|
Use Scenario: Protocol translation between Modbus RTU field devices and cloud-connected Ethernet backbone. IC Role / Device Role / Timing Role: Central MCU executing real-time protocol stacks, managing dual-network interfaces (SCI + ETHERC), and performing cryptographic signing of meter data. Use Value: Integrated Ethernet MAC and USB OTG enable direct field commissioning; 128 KB SRAM accommodates multiple concurrent protocol buffers. | Use Scenario: DIN-rail mounted electricity meter with remote firmware update, tamper detection, and time-of-use billing. IC Role / Device Role / Timing Role: Main controller handling metrology ADC sampling, RTC calendar, AES-encrypted data logging, and secure OTA updates via USB or Ethernet. Use Value: On-chip 32 KB data flash stores calibrated constants and encrypted logs; DEU-AES ensures regulatory compliance for firmware integrity. |
| Building Automation Controller | Medical Diagnostic Interface |
Use Scenario: HVAC supervisory controller integrating BACnet MS/TP over RS-485 and BACnet/IP over Ethernet. IC Role / Device Role / Timing Role: Real-time scheduler managing multi-protocol communication, temperature sensor fusion (via 12-bit A/D), and PWM fan control (via MTU2). Use Value: 13 SCI peripherals eliminate external UART expanders; 100 MHz CPU handles BACnet stack + web server concurrently. | Use Scenario: Portable ultrasound front-end interfacing analog beamformer ASICs and transmitting processed image data over USB. IC Role / Device Role / Timing Role: High-throughput data aggregator using PDC + DTC to capture parallel sensor data, then compressing and encrypting before USB transfer. Use Value: Parallel Data Capture Unit (PDC) directly streams image frames to RAM; USB 2.0 function mode enables plug-and-play PC connectivity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NECDFC#V0 | 2 MB flash, 128 KB SRAM, same package and peripheral set | Higher firmware capacity for complex protocol stacks or GUI frameworks | Select when >768 KB code space required; identical pinout and software compatibility |
| R5F563NBCDFC#V0 | 1 MB flash, 128 KB SRAM, same package and peripheral set | Lower cost for applications with constrained firmware footprint | Select when application fits within 1 MB; retains all Ethernet, USB, CAN, and safety features |
Compared with R5F563NACDFC#V0, R5F563NECDFC#V0 offers 2× flash capacity for larger firmware images without changing PCB layout, while R5F563NBCDFC#V0 reduces cost by 12% with only 1 MB flash - both maintain identical peripheral functionality, timing, and thermal specs across the –40 to +85°C range.
Availability
R5F563NACDFC#V0 is available at Aetrix Electronics and suitable for industrial gateways, smart energy meters, building automation controllers, and medical diagnostic interfaces requiring stable component supply, long-term lifecycle assurance, and automotive-grade reliability.
Supply support for R5F563NACDFC#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT markets, with deep expertise in microcontrollers, analog, and power technologies.
The RX63N Group is designed for real-time industrial connectivity applications requiring integrated Ethernet, functional safety support (IEC60730), and high computational throughput - targeting gateway, metering, and control systems where deterministic timing and secure communications are essential.
FAQ
What is the maximum operating frequency and core type of the R5F563NACDFC#V0?
The R5F563NACDFC#V0 operates at a maximum frequency of 100 MHz using the 32-bit RX CPU core with 5-stage pipeline, achieving 165 DMIPS performance. Its architecture supports single-precision IEEE-754 floating-point operations and ultra-compact variable-length instructions, making it suitable for real-time embedded applications demanding both speed and code density. The R5F563NACDFC#V0 delivers deterministic timing critical for industrial Ethernet and protocol stack execution.
Does the R5F563NACDFC#V0 include an Ethernet MAC, and what standards does it support?
Yes, the R5F563NACDFC#V0 includes a fully integrated IEEE 802.3-compliant Ethernet MAC supporting 10/100 Mbps full- and half-duplex operation. It implements MII and RMII physical layer interfaces, Magic Packet™ wake-on-LAN, and IEEE 802.3x flow control. This capability distinguishes the RX63N Group from the RX631 Group and makes the R5F563NACDFC#V0 ideal for industrial gateways and networked controllers requiring native wired Ethernet connectivity without external PHY complexity.
What memory resources are integrated into the R5F563NACDFC#V0?
The R5F563NACDFC#V0 integrates 768 KB of on-chip flash memory (zero-wait-state at 100 MHz), 128 KB of SRAM (zero-wait-state), and 32 KB of reprogrammable data flash rated for 100,000 write/erase cycles. The flash supports on-board programming and background operation, enabling robust firmware updates and parameter storage. These memory resources are sufficient for complex protocol stacks, real-time OS kernels, and secure boot implementations in the R5F563NACDFC#V0.
How does the R5F563NACDFC#V0 support functional safety standards like IEC60730?
The R5F563NACDFC#V0 includes hardware features specifically aligned with IEC60730 Class B requirements: oscillation-stop detection, built-in CRC calculator with three configurable polynomials, independent watchdog timer (IWDT) with dedicated LOCO clock, self-diagnostic A/D converter test mode, and memory protection unit (MPU). These capabilities reduce software validation burden and accelerate certification for household appliances and industrial controls - a core design objective of the R5F563NACDFC#V0's safety feature set.
What is the package type and pin count of the R5F563NACDFC#V0?
The R5F563NACDFC#V0 is housed in a PLQP0176KB-A package: a 176-pin LQFP measuring 24 × 24 mm with 0.5-mm pitch, RoHS-compliant and designed for standard surface-mount assembly. It provides 134 general-purpose I/O pins with 5-V tolerance, pull-up resistors, open-drain capability, and programmable drive strength - enabling direct interfacing with legacy industrial sensors and actuators without level-shifting. This package is shared across the RX63N Group's high-pin-count variants, including the R5F563NACDFC#V0.
R5F563NACDFC#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 768KB (768K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NACDFC#V0 FAQ
1.How can I place an order for R5F563NACDFC#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NACDFC#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NACDFC#V0 reliable?
The price and inventory of R5F563NACDFC#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NACDFC#V0 is usually 5 days.
3.What payment methods are accepted for R5F563NACDFC#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NACDFC#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NACDFC#V0?
R5F563NACDFC#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NACDFC#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NACDFC#V0?
For technical support, including R5F563NACDFC#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NACDFC#V0 requirements.
6.How does Aetrix verify that R5F563NACDFC#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563NACDFC#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NACDFC#V0 meets industry standards.
7.What is the process for return or replacement of R5F563NACDFC#V0?
All R5F563NACDFC#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NACDFC#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NACDFC#V0 part is unused and in its original packaging.
Return procedure for R5F563NACDFC#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NACDFC#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

