My Inquiry
My Account
Renesas R5F563NADDFB#V0
- Part No.:
- R5F563NADDFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563NADDFB#V0.pdf
- Description:
- IC MCU 32BIT 768KB FLASH 144LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,590
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NADDFB#V0 from Renesas is a 100 MHz 32-bit RX63N Group microcontroller with integrated Ethernet MAC, full-speed USB 2.0 host/function/OTG, three CAN channels, 768 KB on-chip flash, 128 KB SRAM, 32 KB data flash, 12-bit and 10-bit A/D converters (21 + 8 channels), dual 10-bit D/A outputs, real-time clock, AES encryption engine, and 111 general-purpose I/O pins in a 144-pin LQFP package. It targets industrial networking gateways requiring deterministic real-time control, secure firmware updates, and dual-protocol connectivity.
For engineers reviewing the R5F563NADDFB#V0 datasheet, R5F563NADDFB#V0 pinout, R5F563NADDFB#V0 application, or R5F563NADDFB#V0 equivalent, key selection criteria include Ethernet MAC + USB + CAN coexistence, 100 MHz FPU-enabled deterministic execution, 768 KB flash with background programming, -40°C to +85°C operation, and PLQP0144KA-A package compatibility with industrial PCB layouts.
Technical Context
The R5F563NADDFB#V0 implements the 32-bit RX CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU) for safety-critical partitioning. Its clock system supports external crystal (4–16 MHz) with PLL multiplication, plus internal HOCO (50 MHz) and LOCO (125 kHz) oscillators for flexible low-power timing.
It integrates dedicated hardware accelerators including a DMA controller (4 channels), EXDMA (2 channels), DTC, Ethernet DMA (EDMAC), and CRC calculator - enabling concurrent high-bandwidth peripheral operations without CPU intervention. The device supports IEC60730 Class B compliance via oscillation-stop detection, self-diagnostic A/D, and IWDT with dedicated oscillator.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard architecture with 5-stage pipeline, 100 MHz max frequency, 165 DMIPS, IEEE-754 FPU |
| Memory | 768 KB on-chip flash (no wait states @100 MHz), 128 KB SRAM (no wait states), 32 KB reprogrammable data flash (100k cycles) |
| Analog Peripherals | 21-channel 12-bit A/D (1 µs conversion), 8-channel 10-bit A/D, 2-channel 10-bit D/A, on-die temperature sensor (±1°C) |
| Communication Interfaces | Ethernet MAC (10/100 Mbps, MII/RMII), USB 2.0 host/function/OTG (full-speed), 3× CAN (ISO11898-1), 13× SCI, 4× I²C (1 Mbps), 3× RSPI, 1× IEBus |
| Timers & Control | 16-bit MTU2 (6 channels), 16-bit TPU (12 channels), 8-bit TMR (4 channels), 16-bit CMT (4 channels), RTC with battery backup |
| Security & Safety | AES-128/192/256 (ECB/CBC), CRC calculator (3 polynomials), MPU, IWDT with dedicated 125 kHz oscillator, IEC60730 support functions |
| Package & Environment | PLQP0144KA-A: 144-pin LQFP, 20 × 20 mm, 0.5 mm pitch, -40°C to +85°C operating range (D version) |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 × 20 mm body, 0.5 mm pitch, exposed pad (thermal pad), RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dedicated analog/digital power domains; 11 VCC/VSS pairs ensure stable 2.7–3.6 V operation and noise isolation |
| XTAL / EXTAL | Main clock oscillator input/output | Supports 4–16 MHz crystal for precise system timing; enables PLL lock and clock fail detection |
| ETH_MDC / ETH_MDIO | Ethernet management interface | IEEE 802.3u-compliant MDIO bus for PHY register access and configuration during link negotiation |
| USB_VBUS / USB_DP / USB_DM | USB power detection & differential data | Enables host/device role detection and full-speed (12 Mbps) USB 2.0 signaling with integrated transceiver |
| CAN0_TX / CAN0_RX | Channel 0 CAN differential pair | Direct connection to external CAN transceiver; supports ISO11898-1 standard frame and extended frame modes |
| AD000 – AD020 | Analog input channels | 21 dedicated pins for 12-bit A/D conversion; includes internal sample-and-hold and selectable reference (VREFH) |
| DA0 / DA1 | Digital-to-analog outputs | Two buffered 10-bit voltage outputs (0 V to VREFH); usable for analog waveform generation or sensor biasing |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet + USB + CAN integration | Single-chip solution for multi-protocol industrial edge nodes-eliminates external bridge ICs and reduces BOM count |
| Background programming (BGO) | Enables flash/data flash reprogramming during active application execution-critical for field firmware updates without downtime |
| Dual A/D subsystems | Simultaneous 12-bit (21 ch) and 10-bit (8 ch) conversion with independent triggers-supports mixed-signal monitoring of sensors and power rails |
| IEC60730-ready safety features | Hardware-based oscillation-stop detection, CRC calculator, IWDT with dedicated clock, and A/D self-test-reduces software certification effort |
| Flexible low-power modes | Four modes (Sleep, All-module stop, Software standby, Deep software standby) with RTC and IWDT retention-enables <500 µA/MHz active current |
Applications
| Industrial Ethernet Gateway | Secure PLC Communication Module |
|---|---|
Use Scenario: Aggregating Modbus TCP, CANopen, and serial fieldbus data into a unified Ethernet backbone for SCADA systems. IC Role / Device Role / Timing Role: Central protocol translator and real-time scheduler executing deterministic task sets with Ethernet MAC, CAN, and SCI offload engines. Use Value: Eliminates external protocol bridges; leverages on-chip Ethernet DMA and CAN mailbox filtering to sustain 100 Mbps line rate while servicing 3 CAN buses and 13 SCI ports. |
Use Scenario: Field-upgradable communication module in programmable logic controllers supporting encrypted firmware updates and secure remote diagnostics. IC Role / Device Role / Timing Role: Trusted execution environment with AES-256 decryption, CRC-verified boot, and MPU-enforced memory isolation between application and bootloader. Use Value: Meets IEC62443-3-3 SL2 requirements via hardware crypto acceleration, independent watchdog, and runtime self-checks-reducing functional safety validation scope. |
| Smart Energy Meter Hub | Factory Automation I/O Controller |
Use Scenario: Multi-interface energy meter concentrator collecting data from pulse-output meters, RS-485 smart meters, and Zigbee subnets via USB-connected dongles. IC Role / Device Role / Timing Role: Time-synchronized data aggregator using RTC alarm interrupts and hardware timestamp capture on external event pins. Use Value: On-chip RTC with time-capture function logs exact arrival times of meter pulses; 12-bit A/D monitors auxiliary voltage rails for tamper detection. |
Use Scenario: Distributed I/O node controlling servo drives, reading encoders, and interfacing with safety relays over CAN and discrete GPIO. IC Role / Device Role / Timing Role: Real-time motion controller with MTU2 PWM outputs, TPU encoder inputs, and synchronized CAN message scheduling. Use Value: 16-bit MTU2 and TPU modules deliver sub-microsecond PWM resolution and quadrature decoding-enabling closed-loop position control without FPGA assistance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NECDFB#V0 | 2 MB flash, 256 KB SRAM, same package and peripherals | Higher memory headroom for complex protocol stacks or OTA update partitions | Select when >768 KB flash is required for dual-bank firmware or large TLS certificate stores |
| R5F563NBDDFB#V0 | 1 MB flash, 128 KB SRAM, identical peripheral set and package | Cost-optimized variant for fixed-function gateways with static firmware | Choose for price-sensitive deployments where 768 KB flash is sufficient and no future feature expansion is planned |
Compared with R5F563NADDFB#V0, R5F563NECDFB#V0 provides 1.25× more flash and 2× more SRAM for scalable firmware, while R5F563NBDDFB#V0 reduces cost by 18% with 25% less flash-both retain identical Ethernet, USB, CAN, and safety features in the same 144-pin LQFP footprint.
Availability
R5F563NADDFB#V0 is available at Aetrix Electronics and suitable for industrial Ethernet gateways, secure PLC communication modules, smart energy meter hubs, and factory automation I/O controllers requiring stable component supply across multi-year production cycles.
Supply support for R5F563NADDFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX63N Group was designed for industrial networking and control applications demanding real-time determinism, multi-protocol connectivity (Ethernet + USB + CAN), functional safety compliance, and secure firmware execution-targeting gateway, HMI, and intelligent I/O devices.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563NADDFB#V0?
The R5F563NADDFB#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance using its 32-bit RX CPU core with integrated IEEE-754 single-precision floating-point unit. This enables deterministic real-time execution of industrial protocol stacks and control algorithms without external coprocessors.
Does the R5F563NADDFB#V0 support Ethernet and USB simultaneously?
Yes, the R5F563NADDFB#V0 integrates both an IEEE 802.3-compliant Ethernet MAC (10/100 Mbps, MII/RMII) and a full-speed USB 2.0 host/function/OTG module. These operate concurrently with dedicated DMA engines (EDMAC and USB DMA), allowing simultaneous network packet handling and USB device enumeration without CPU resource contention.
What are the flash and RAM capacities of the R5F563NADDFB#V0?
The R5F563NADDFB#V0 includes 768 KB of on-chip main flash memory (executed at 100 MHz with zero wait states), 128 KB of SRAM (also zero-wait), and 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. All memory blocks support background programming and hardware write protection.
Which communication interfaces does the R5F563NADDFB#V0 support besides Ethernet and USB?
In addition to Ethernet and USB, the R5F563NADDFB#V0 supports three ISO11898-1 CAN channels (32 mailboxes each), 13 serial communication interfaces (SCI) configurable as UART, SPI, I²C, or LIN, four I²C bus interfaces (one FM+ capable up to 1 Mbps), three RSPI channels, and one IEBus interface-providing comprehensive legacy and modern fieldbus connectivity.
Is the R5F563NADDFB#V0 qualified for industrial temperature operation?
Yes, the R5F563NADDFB#V0 is rated for industrial temperature operation from -40°C to +85°C (D version) and is packaged in the PLQP0144KA-A 144-pin LQFP. It includes thermal monitoring via an on-die temperature sensor with ±1°C accuracy and supports battery-backed RTC operation for continuous timekeeping in unpowered states.
R5F563NADDFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 768KB (768K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NADDFB#V0 FAQ
1.How can I place an order for R5F563NADDFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NADDFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NADDFB#V0 reliable?
The price and inventory of R5F563NADDFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NADDFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F563NADDFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NADDFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NADDFB#V0?
R5F563NADDFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NADDFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NADDFB#V0?
For technical support, including R5F563NADDFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NADDFB#V0 requirements.
6.How does Aetrix verify that R5F563NADDFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563NADDFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NADDFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F563NADDFB#V0?
All R5F563NADDFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NADDFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NADDFB#V0 part is unused and in its original packaging.
Return procedure for R5F563NADDFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NADDFB#V0 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
