Renesas R5F563NADDFC#V0
- Part No.:
- R5F563NADDFC#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
R5F563NADDFC#V0.pdf
- Description:
- IC MCU 32BIT 768KB FLSH 176LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,951
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NADDFC#V0 from Renesas is a 100 MHz 32-bit RX63N Group microcontroller with integrated Ethernet MAC, single-precision IEEE-754 FPU, 768 KB on-chip flash, 128 KB SRAM, and 32 KB data flash. It features 134 general-purpose I/O pins (18 × 5-V tolerant), 12-bit/10-bit A/D converters (21 + 8 channels), dual 10-bit D/A outputs, and hardware AES encryption. It targets industrial Ethernet edge nodes requiring deterministic real-time control and secure firmware updates.
For engineers reviewing the R5F563NADDFC#V0 datasheet, R5F563NADDFC#V0 pinout, R5F563NADDFC#V0 application, or R5F563NADDFC#V0 equivalent, key selection criteria include Ethernet MAC support (MII/RMII), 100-MHz timing-critical peripheral operation, 768-KB flash capacity for OTA-capable firmware, and -40°C to +85°C industrial temperature grade in LQFP-176 package.
Technical Context
The R5F563NADDFC#V0 implements the 32-bit RX CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions-delivering 165 DMIPS at 100 MHz. Its memory subsystem includes zero-wait-state 100-MHz flash and SRAM, plus dedicated EDMAC for Ethernet DMA offloading and DTC for peripheral-triggered transfers.
It integrates dual-clock domain operation: ICLK up to 100 MHz for CPU/core logic, PCLK up to 50 MHz for peripherals, and independent BCLK/SDRAM clocks. Real-time capabilities are reinforced by MTU2/TPU timers with input capture, PWM generation, and A/D trigger synchronization, alongside RTC with battery backup and time-capture on external events.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC with 5-stage pipeline, 165 DMIPS @ 100 MHz, IEEE-754 single-precision FPU |
| Flash Memory | 768 KB on-chip main flash, zero-wait-state operation at 100 MHz, supports in-application programming |
| SRAM | 128 KB on-chip SRAM, zero-wait-state access, supports deep software standby backup |
| Ethernet Interface | IEEE 802.3-compliant MAC with MII/RMII support, 10/100 Mbps full/half-duplex, Magic Packet™ wake-on-LAN |
| A/D Converters | 21-channel 12-bit S12AD (1.0 µs conversion @ 50 MHz PCLK) + 8-channel 10-bit AD (with self-diagnostic) |
| D/A Converters | 2-channel 10-bit DA output, voltage range 0 V to VREFH, suitable for analog actuator control |
| Security | Hardware AES-128/192/256 engine (ECB/CBC modes), CRC calculator with three polynomials, MPU for memory protection |
Pinout & Package
Package: PLQP0176KB-A - 176-pin LQFP, 24 × 24 mm, 0.5-mm pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | 2.7–3.6 V core/analog supply; 176-pin layout includes 12 dedicated VCC/VSS pairs for noise suppression and thermal dissipation |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal; enables PLL-based 100-MHz system clock with ±0.5% stability over temp |
| ETH_MDC / ETH_MDIO | MDIO management interface | IEEE 802.3-compliant PHY management bus; enables dynamic PHY register read/write without CPU intervention |
| ETH_TXD[3:0] / ETH_RXD[3:0] | Ethernet data lanes (MII) | 8-bit parallel MII interface; supports 100 Mbps full-duplex with synchronous sampling at 25 MHz |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 full-speed transceiver | Integrated USB PHY with VBUS sensing; enables host/function/OTG operation without external transceiver |
| AD00–AD20 / AD0–AD7 | Analog input channels | 21 × 12-bit + 8 × 10-bit inputs with shared sample-and-hold; supports simultaneous sampling across groups via timer triggers |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet MAC + EDMAC | Offloads frame assembly/disassembly and descriptor-based DMA, reducing CPU load to <5% during 100 Mbps sustained traffic |
| USB 2.0 Host/Function/OTG | Single-port dual-role controller with 2 KB on-chip buffer; supports CDC/DFU class firmware updates without external RAM |
| Real-Time Timer System | MTU2 (6-channel) + TPU (12-channel) + CMT (4-channel) with cross-triggering-enables synchronized PWM, encoder counting, and A/D start in <100 ns jitter |
| Data Encryption Unit (DEU) | Hardware AES engine processes 128-bit blocks in ≤100 cycles; enables secure boot verification and encrypted OTA firmware decryption in real time |
| IEC 60730 Compliance Support | Built-in oscillation-stop detection, CRC calculator, IWDT, and A/D self-test-reduces functional safety certification effort for Class B applications |
Applications
| Industrial Ethernet Gateway | Secure PLC Controller |
|---|---|
|
Use Scenario: Edge gateway aggregating Modbus TCP, EtherNet/IP, and CANopen devices into a unified OPC UA server. IC Role / Device Role / Timing Role: Primary application processor with integrated Ethernet MAC, USB OTG for configuration, and dual A/D for analog sensor monitoring. Use Value: Eliminates external PHY and Ethernet switch ICs; 768 KB flash stores dual firmware images for safe OTA rollback. |
Use Scenario: Compact programmable logic controller with motion control, analog I/O, and secure remote diagnostics. IC Role / Device Role / Timing Role: Real-time control unit executing ladder logic at 1-ms cycle time, using MTU2 for PWM motor drive and TPU for quadrature encoder feedback. Use Value: Hardware AES enables encrypted firmware signing; 128 KB SRAM buffers real-time task stacks and IEC 61131-3 runtime variables. |
| Smart Energy Meter | Building Automation Controller |
|
Use Scenario: DIN-rail meter with pulse counting, tariff switching, tamper detection, and DLMS/COSEM over Ethernet. IC Role / Device Role / Timing Role: Main MCU handling metrology calculations (via FPU), secure communication stack, and RTC-based billing intervals. Use Value: Integrated RTC with battery backup maintains accurate time stamping during power loss; DEU secures DLMS authentication keys. |
Use Scenario: HVAC controller managing chillers, VAV boxes, and fire alarm interfaces via BACnet/IP and LonWorks. IC Role / Device Role / Timing Role: Network-aware controller running BACnet stack, reading temperature/humidity sensors via 12-bit A/D, and driving actuators via 10-bit D/A. Use Value: 134 GPIOs support mixed digital I/O, 5-V tolerant inputs accept legacy 24 V DC signals; Ethernet MAC ensures deterministic BACnet/IP response under load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NECDFC#V0 | 2 MB flash, same 128 KB SRAM, identical package and peripheral set | Supports larger firmware images (e.g., embedded Linux RTOS, multi-protocol stacks) | Select when >768 KB code space required; no PCB change needed |
| R5F563NBDDFC#V0 | 1 MB flash, same 128 KB SRAM, identical package and peripheral set | Cost-optimized for fixed-function controllers with smaller firmware footprints | Select for cost-sensitive deployments where 768 KB is sufficient and flash margin is not required |
Compared with R5F563NADDFC#V0, R5F563NECDFC#V0 provides 1.25× more flash for complex protocol stacks, while R5F563NBDDFC#V0 reduces bill-of-materials cost without sacrificing real-time performance or I/O count-making both viable alternatives depending on firmware size and budget constraints.
Availability
R5F563NADDFC#V0 is available at Aetrix Electronics and suitable for industrial automation, smart grid infrastructure, and building management systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F563NADDFC#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RX63N Group is designed for high-integrity industrial networking applications-integrating Ethernet, USB, CAN, and security accelerators into a single 100-MHz real-time MCU platform optimized for deterministic control and secure connectivity.
FAQ
What is the maximum operating frequency and core performance of the R5F563NADDFC#V0?
The R5F563NADDFC#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS using the 32-bit RX CPU core. Its single-precision IEEE-754 floating-point unit enables efficient real-time signal processing, and its 5-stage pipeline with variable-length instructions ensures compact, high-efficiency code execution. This performance level is confirmed in Renesas document R01DS0098EJ0180.
Does the R5F563NADDFC#V0 include an Ethernet MAC, and what interface standards does it support?
Yes, the R5F563NADDFC#V0 includes a fully integrated IEEE 802.3-compliant Ethernet MAC supporting both MII and RMII physical layer interfaces. It operates at 10/100 Mbps in full- and half-duplex modes, includes Magic Packet™ wake-on-LAN capability, and complies with IEEE 802.3x flow control-making it suitable for industrial Ethernet edge node applications without requiring external PHY components.
What are the memory resources available on the R5F563NADDFC#V0?
The R5F563NADDFC#V0 integrates 768 KB of on-chip flash memory (zero-wait-state at 100 MHz), 128 KB of SRAM (zero-wait-state, with deep software standby backup), and 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. These resources are verified in Table 1.3 of the R01DS0098EJ0180 datasheet and support robust firmware storage, real-time variable buffering, and nonvolatile parameter retention.
How many analog-to-digital converter channels does the R5F563NADDFC#V0 provide, and what are their resolutions?
The R5F563NADDFC#V0 includes two independent A/D converters: a 12-bit S12AD module with 21 input channels and a 10-bit AD module with 8 input channels. Both support sample-and-hold, software/timer/external triggering, and operate with 1.0 µs conversion time at 50 MHz PCLK. The 12-bit unit also supports result addition and temperature sensor measurement via on-chip thermal diode.
Is the R5F563NADDFC#V0 pin-compatible with other members of the RX63N Group, such as R5F563NECDFC#V0?
Yes, the R5F563NADDFC#V0 is pin-compatible with all other RX63N Group variants in the PLQP0176KB-A (176-pin LQFP) package-including R5F563NECDFC#V0 and R5F563NBDDFC#V0. They share identical pinouts, electrical characteristics, and peripheral mappings; only flash capacity differs (768 KB vs. 2 MB vs. 1 MB), enabling drop-in replacement during design iteration or cost optimization without PCB revision.
R5F563NADDFC#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 768KB (768K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NADDFC#V0 FAQ
1.How can I place an order for R5F563NADDFC#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NADDFC#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NADDFC#V0 reliable?
The price and inventory of R5F563NADDFC#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NADDFC#V0 is usually 5 days.
3.What payment methods are accepted for R5F563NADDFC#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NADDFC#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NADDFC#V0?
R5F563NADDFC#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NADDFC#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NADDFC#V0?
For technical support, including R5F563NADDFC#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NADDFC#V0 requirements.
6.How does Aetrix verify that R5F563NADDFC#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563NADDFC#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NADDFC#V0 meets industry standards.
7.What is the process for return or replacement of R5F563NADDFC#V0?
All R5F563NADDFC#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NADDFC#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NADDFC#V0 part is unused and in its original packaging.
Return procedure for R5F563NADDFC#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NADDFC#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

