My Inquiry
My Account
Renesas R5F563NBCDLC#U0
- Part No.:
- R5F563NBCDLC#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 177-TFLGA
- Datasheet:
-
R5F563NBCDLC#U0.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 177TFLGA
- Quantity:
- Payment:
- Shipping:
Inventory:4,715
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NBCDLC#U0 from Renesas is a 100 MHz 32-bit RXv1 CPU-based microcontroller in the RX63N Group, featuring integrated Ethernet MAC (10/100 Mbps), full-speed USB 2.0 host/function/OTG, 3-channel CAN, 12-bit and 10-bit A/D converters (21 + 8 channels), 2-channel 10-bit D/A, hardware AES encryption (DEU), and 128 KB SRAM. It targets industrial networking gateways requiring deterministic real-time control, secure firmware updates, and dual-protocol connectivity.
For engineers reviewing the R5F563NBCDLC#U0 datasheet, R5F563NBCDLC#U0 pinout, R5F563NBCDLC#U0 application, or R5F563NBCDLC#U0 equivalent, key selection criteria include Ethernet MAC support (vs. RX631), 177-pin TFLGA package with 133 I/Os, 1 MB on-chip flash, 128 KB SRAM, and -40°C to +85°C operation - all confirmed for this specific D-version part.
Technical Context
The R5F563NBCDLC#U0 implements the RXv1 core with CISC Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU delivering 165 DMIPS at 100 MHz. Its memory subsystem includes 1 MB of zero-wait-state flash (100 MHz), 128 KB SRAM, and 32 KB reprogrammable data flash rated for 100,000 erase/write cycles.
Peripherals are clocked via independent domain dividers: ICLK (up to 100 MHz for CPU), PCLK (up to 50 MHz for peripherals), FCLK/BCLK (up to 50 MHz). The integrated Ethernet controller supports MII/RMII, Magic Packet™ wake-on-LAN, and IEEE 802.3x flow control, with dedicated EDMAC (2 KB TX/RX FIFO) offloading packet handling from the CPU.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with 5-stage pipeline, 165 DMIPS @ 100 MHz, IEEE-754 FPU, MPU support |
| Flash Memory | 1 MB on-chip flash, zero-wait-state access at 100 MHz, supports on-board programming |
| SRAM | 128 KB on-chip SRAM, zero-wait-state access at 100 MHz, backup-capable in deep software standby |
| Ethernet Interface | IEEE 802.3-compliant MAC supporting 10/100 Mbps, MII/RMII, Magic Packet™ detection, IEEE 802.3x flow control |
| A/D Converters | 21-channel 12-bit S12AD (1.0 µs conversion @ 50 MHz PCLK) + 8-channel 10-bit AD (with self-diagnostic) |
| Security & Crypto | Data Encryption Unit (DEU) with AES-128/192/256 ECB/CBC modes, CRC calculator with three polynomials |
| Package & Temp | 177-pin TFLGA (PTLG0177KA-A, 8 × 8 mm, 0.5 mm pitch), operating range −40°C to +85°C (D version) |
Pinout & Package
Package: 177-pin TFLGA (PTLG0177KA-A), 8 × 8 mm body, 0.5 mm pitch, 133 general-purpose I/O pins (18 with 5-V tolerance), 1 dedicated input pin, pull-up resistors and open-drain capability on all I/Os.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual 2.7–3.6 V domains (VCC, AVCC0, VREFH, VCC_USB); separate analog/digital ground planes required |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal; enables PLL for 100 MHz system clock generation |
| MDIO / MDC | Management Data Input/Output | IEEE 802.3-compliant PHY management interface for Ethernet configuration and status monitoring |
| TXD[3:0] / RXD[3:0] | Ethernet transmit/receive data | MII interface signals (4-bit nibble-wide); RMII mode uses only TXD[1:0]/RXD[1:0] + REF_CLK |
| USB_DP / USB_DM | USB 2.0 differential data pair | Full-speed (12 Mbps) USB 2.0 physical layer interface for host/function/OTG operation |
| CAN_TX0 / CAN_RX0 | Channel 0 CAN transceiver interface | ISO 11898-1 compliant differential signaling; supports standard and extended frames up to 1 Mbps |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet MAC + EDMAC | Dedicated hardware offloads frame reception/transmission, reducing CPU load by >70% vs. software stack |
| USB 2.0 Host/Function/OTG | Single-port dual-role module with 2 KB on-chip RAM buffer; eliminates need for external USB PHY in most designs |
| Hardware AES Engine (DEU) | Firmware encryption/decryption at line rate without CPU intervention; critical for secure OTA updates |
| 12-bit + 10-bit A/D with Sample-and-Hold | Simultaneous sampling across 21 channels enables synchronized multi-sensor acquisition for motor control |
| Real-Time Clock with Battery Backup | Independent RTC powered by VBATT (2.0–3.6 V); maintains time/calendar during main power loss |
| IEC 60730 Safety Support | Built-in oscillation-stop detection, CRC calculator, IWDT, and A/D self-diagnostic meet Class B requirements |
Applications
| Industrial Ethernet Gateway | Secure PLC Communication Module |
|---|---|
|
Use Scenario: Aggregating Modbus TCP, EtherNet/IP, and PROFINET traffic between field devices and cloud SCADA systems. IC Role / Device Role / Timing Role: Primary MCU executing protocol stacks, managing Ethernet/USB/CAN interfaces, and performing real-time packet routing. Use Value: Integrated Ethernet MAC + EDMAC enables deterministic <100 µs interrupt latency for time-critical packet forwarding. |
Use Scenario: Field-deployed module enabling encrypted firmware updates and remote diagnostics over cellular + USB links. IC Role / Device Role / Timing Role: Secure boot controller and crypto engine managing AES-256 decryption, signature verification, and secure flash programming. Use Value: On-chip DEU accelerates firmware validation by 12× vs. software-only implementation, reducing update time from seconds to sub-100 ms. |
| Multi-Protocol Building Automation Controller | Motor Drive Feedback Interface |
|
Use Scenario: HVAC controller interfacing with BACnet MS/TP (via RS485 SCI), KNX (via EIB), and Wi-Fi gateway (via USB CDC). IC Role / Device Role / Timing Role: Central protocol translator with simultaneous SCI, I2C, and CAN peripheral operation under RTOS scheduling. Use Value: 13 SCI channels and 4 RIIC interfaces allow concurrent connection to 7+ legacy building systems without external bridge ICs. |
Use Scenario: Closed-loop servo drive capturing encoder position, current sense, and temperature feedback at 20 kHz. IC Role / Device Role / Timing Role: Real-time signal acquisition unit triggering 12-bit A/D conversions synchronously with PWM periods using MTU2 output compare events. Use Value: Hardware-triggered A/D sampling ensures ±1-sample jitter across 21 channels, enabling precise field-oriented control (FOC) algorithms. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NEDDLC#U0 | 2 MB flash, same 128 KB SRAM, identical 177-pin TFLGA package and peripheral set | Requires larger code footprint (e.g., full TCP/IP stack + web server); no change in I/O or timing behavior | Select when firmware exceeds 1 MB or future-proofing for feature expansion is needed |
| R5F563NBCDFC#U0 | Same 1 MB flash/128 KB SRAM, but in 176-pin LQFP (PLQP0176KB-A) package; no Ethernet PHY pins | LQFP variant lacks MII/RMII pins and requires external PHY; better for cost-sensitive non-Ethernet designs | Choose for board-level compatibility with existing LQFP footprints where Ethernet is handled externally |
Compared with R5F563NBCDLC#U0, R5F563NEDDLC#U0 offers double flash capacity without altering performance or I/O, while R5F563NBCDFC#U0 trades the integrated Ethernet interface for LQFP manufacturability - both require PCB redesign but preserve software compatibility.
Availability
R5F563NBCDLC#U0 is available at Aetrix Electronics and suitable for industrial automation gateways, secure PLC communication modules, and building management controllers requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F563NBCDLC#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX63N Group, including R5F563NBCDLC#U0, was designed for industrial networking applications demanding integrated Ethernet, functional safety (IEC 60730), and secure firmware execution in harsh environments.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563NBCDLC#U0?
The R5F563NBCDLC#U0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS using its 32-bit RXv1 CPU core with single-precision IEEE-754 floating-point unit. This performance level is measured under standard conditions with zero-wait-state flash and SRAM access, and is validated across the full −40°C to +85°C temperature range specified for this D-version part.
Does the R5F563NBCDLC#U0 include an integrated Ethernet MAC, and what standards does it support?
Yes, the R5F563NBCDLC#U0 includes a fully integrated IEEE 802.3-compliant Ethernet MAC supporting both 10 Mbps and 100 Mbps operation in full- and half-duplex modes. It implements MII and RMII physical layer interfaces, Magic Packet™ wake-on-LAN detection, and IEEE 802.3x flow control - features exclusive to the RX63N Group and confirmed for this specific R5F563NBCDLC#U0 device.
What are the memory resources available on the R5F563NBCDLC#U0?
The R5F563NBCDLC#U0 integrates 1 MB of on-chip flash memory (zero-wait-state at 100 MHz), 128 KB of on-chip SRAM (zero-wait-state at 100 MHz), and 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. All memory blocks are accessible via the 4 GB linear address space of the RXv1 core and support background operations for seamless firmware updates.
Which package type and pin count does the R5F563NBCDLC#U0 use?
The R5F563NBCDLC#U0 uses the 177-pin TFLGA package (PTLG0177KA-A), measuring 8 × 8 mm with 0.5 mm pitch. It provides 133 general-purpose I/O pins (18 with 5-V tolerance), 1 dedicated input pin, and integrated pull-up resistors and open-drain capability on all I/Os - a configuration verified in Renesas document R01DS0098EJ0180 for this exact part number.
Is the R5F563NBCDLC#U0 suitable for applications requiring functional safety certification?
Yes, the R5F563NBCDLC#U0 includes multiple hardware features aligned with IEC 60730 Class B requirements: oscillation-stoppage detection, frequency measurement circuitry, CRC calculator with three configurable polynomials, independent watchdog timer (IWDT), and self-diagnostic capability for the 10-bit A/D converter - all documented in the official RX63N Group specification for this D-version device.
R5F563NBCDLC#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 177-TFLGA
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NBCDLC#U0 FAQ
1.How can I place an order for R5F563NBCDLC#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NBCDLC#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NBCDLC#U0 reliable?
The price and inventory of R5F563NBCDLC#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NBCDLC#U0 is usually 5 days.
3.What payment methods are accepted for R5F563NBCDLC#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NBCDLC#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NBCDLC#U0?
R5F563NBCDLC#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NBCDLC#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NBCDLC#U0?
For technical support, including R5F563NBCDLC#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NBCDLC#U0 requirements.
6.How does Aetrix verify that R5F563NBCDLC#U0 is sourced from the original manufacturer or authorized distributors?
All R5F563NBCDLC#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NBCDLC#U0 meets industry standards.
7.What is the process for return or replacement of R5F563NBCDLC#U0?
All R5F563NBCDLC#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NBCDLC#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NBCDLC#U0 part is unused and in its original packaging.
Return procedure for R5F563NBCDLC#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NBCDLC#U0 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
