Renesas R5F563NBCDLJ#U0
- Part No.:
- R5F563NBCDLJ#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-TFLGA
- Datasheet:
-
R5F563NBCDLJ#U0.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100TFLGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,633
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NBCDLJ#U0 from Renesas is a 100 MHz 32-bit RXv1 CPU-based microcontroller in the RX63N Group, featuring integrated Ethernet MAC (10/100 Mbps), full-speed USB 2.0 host/function/OTG, CAN v2.0B (3 channels), 12-bit A/D (21 ch), 10-bit D/A (2 ch), hardware AES encryption (DEU), and 1 MB on-chip flash with no wait states. It operates from a single 2.7–3.6 V supply and supports industrial temperature range (−40 to +85°C).
For engineers reviewing the R5F563NBCDLJ#U0 datasheet, R5F563NBCDLJ#U0 pinout, R5F563NBCDLJ#U0 application, or R5F563NBCDLJ#U0 equivalent, key selection criteria include Ethernet MAC support, 100 MHz deterministic real-time performance, IEC60730 safety features (CRC, self-diagnostic A/D, oscillation detection), and TFLGA-100-pin package compatibility for space-constrained industrial control and networked HMI designs.
Technical Context
The R5F563NBCDLJ#U0 implements the RXv1 core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU delivering 165 DMIPS at 100 MHz. Its memory subsystem includes 1 MB flash (100 MHz, zero-wait), 128 KB SRAM, and 32 KB data flash (100,000 write cycles), all accessible without wait states.
Peripherals are clocked independently: ICLK up to 100 MHz (CPU), PCLK up to 50 MHz (peripherals), BCLK up to 50 MHz (external bus), and FCLK up to 50 MHz (FlashIF). The device integrates dedicated DMA controllers - DMAC (4 ch), EXDMAC (2 ch), EDMAC (1 ch for Ethernet), and DTC - enabling concurrent high-bandwidth transfers across Ethernet, USB, CAN, and parallel capture paths.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 1 MB flash (no wait states @100 MHz), 128 KB SRAM (no wait states), 32 KB data flash (100k cycles) |
| Connectivity | Ethernet MAC (10/100 Mbps, MII/RMII), USB 2.0 full-speed host/function/OTG (2 ports), CAN v2.0B (3 modules, 32 mailboxes) |
| Analog | 12-bit A/D converter (21 channels, 1 µs conversion @50 MHz PCLK), 10-bit D/A (2 channels), on-die temperature sensor (±1°C) |
| Security & Safety | AES-128/192/256 (ECB/CBC) via DEU, CRC calculator (3 polynomials), IWDT, oscillation-stop detection, A/D self-diagnostic |
| Package & Environment | TFLGA-100 (PTLG0100JA-A, 7 × 7 mm, 0.65 mm pitch), −40 to +85°C operating range, 2.7–3.6 V supply |
| Timers & Control | MTU2 (6 ch), TPU (12 ch), TMR (4 ch), CMT (4 ch), RTC with battery backup, PDC (1 ch), POE2 for waveform output control |
Pinout & Package
Package: TFLGA-100 (PTLG0100JA-A), 7 × 7 mm body, 0.65 mm pitch, 100-terminal grid array with exposed thermal pad. Compatible with reflow soldering per J-STD-020D.3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Core I/O supply (2.7–3.6 V); 12 dedicated VCC/VSS pairs ensure low-noise operation for analog and digital domains |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal; enables precise system clock generation and PLL reference |
| MDIO / MDC | Management Data Input/Output | IEEE 802.3-compliant interface for PHY register access; essential for Ethernet link configuration and status monitoring |
| TXD0–TXD3 / RXD0–RXD3 | Ethernet MAC data bus | MII interface signals (4-bit TX/RX data); used when RMII is disabled; requires external PHY connection |
| USB_DP / USB_DM | USB 2.0 differential data pair | Full-speed (12 Mbps) signaling path for host/function/OTG operation; internal transceiver eliminates external PHY need |
| CANH / CANL | CAN bus differential pair | Direct connection to isolated CAN transceiver; supports 1 Mbps operation per ISO 11898-1 |
| AD00–AD20 | Analog input channels | 21-channel 12-bit A/D inputs with shared sample-and-hold; mapped to dedicated pins for noise-immune signal acquisition |
| DA0 / DA1 | Digital-to-analog outputs | 2-channel 10-bit voltage outputs (0–VREFH); usable for sensor calibration, bias control, or analog feedback loops |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet MAC with RMII/MII | Enables compact, low-cost wired connectivity without external PHY in RMII mode; supports Wake-on-LAN and IEEE 802.3x flow control |
| USB 2.0 Host/Function/OTG | Single-chip dual-role USB solution with 2 KB on-chip RAM buffer; supports self-powered and bus-powered configurations |
| Hardware AES Engine (DEU) | Offloads encryption/decryption for secure firmware updates, TLS stack acceleration, and data-at-rest protection without CPU overhead |
| IEC60730 Class B Support | Integrated safety mechanisms - CRC calculator, IWDT, oscillation detection, A/D self-test - reduce certification effort for household appliances and industrial controls |
| Flexible Clock Architecture | Independent ICLK/PCLK/BCLK/FCLK domains allow dynamic power/performance tuning; HOCO/LOCO/PLL/subclock sources enable robust fail-safe timing |
| 133 GPIO (100-pin package) | Includes 5-V tolerant inputs, open-drain outputs, programmable pull-ups, and port switching - simplifies interface to legacy peripherals and sensors |
Applications
| Industrial Ethernet Gateway | Smart Energy Meter |
|---|---|
Use Scenario: Aggregating Modbus RTU/ASCII data from field devices and bridging to cloud via Ethernet/WAN. IC Role / Device Role / Timing Role: Central protocol translator and real-time scheduler with deterministic Ethernet packet handling and timestamped event logging. Use Value: Integrated Ethernet MAC + USB + CAN eliminates external bridge ICs; 100 MHz CPU ensures sub-10 ms cycle times for time-critical polling. |
Use Scenario: Residential electricity meter with tariff switching, tamper detection, and remote firmware update over PLC or RF mesh. IC Role / Device Role / Timing Role: Secure metering controller performing energy accumulation, cryptographic signing of logs, and RTC-synchronized billing intervals. Use Value: Hardware AES + CRC + IWDT meets IEC62056 and UL 61010 safety requirements; 12-bit A/D achieves >0.1% accuracy for current sensing. |
| Networked Human-Machine Interface | Factory Automation Controller |
Use Scenario: Touch-enabled panel PC for machine monitoring with web server, local display, and alarm notification via Ethernet. IC Role / Device Role / Timing Role: Application processor running lightweight RTOS, managing graphics rendering, HTTP stack, and real-time I/O scanning. Use Value: 128 KB SRAM supports frame buffer + TCP/IP stack; USB OTG allows field technician firmware recovery via thumb drive. |
Use Scenario: Compact PLC module controlling servo drives, reading encoders, and communicating via EtherCAT or CANopen. IC Role / Device Role / Timing Role: Deterministic motion controller synchronizing PWM outputs (MTU2/TPU), capturing encoder pulses, and executing safety logic. Use Value: 16-bit MTU2 with phase-counting mode and complementary PWM supports dual-axis servo commutation; 100 MHz core enables <50 µs I/O scan cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NECDLJ#U0 | 2 MB flash, same 100-pin TFLGA package, identical peripheral set and clock architecture | Higher firmware storage headroom for feature-rich GUI or dual-bank OTA updates | Select when future firmware expansion or bootloader redundancy is required; pin-compatible with R5F563NBCDLJ#U0 |
| R5F563NBCDFC#U0 | LQFP-176 package (PLQP0176KB-A), 1 MB flash, 128 KB SRAM, same RX63N feature set | Greater I/O count (133 GPIO vs. 78), larger PCB footprint, easier prototyping and debug access | Choose for development or high-I/O applications where TFLGA assembly complexity is undesirable; not pin-compatible |
Compared with R5F563NBCDLJ#U0, R5F563NECDLJ#U0 offers double flash capacity in identical packaging for scalable firmware, while R5F563NBCDFC#U0 trades miniaturization for I/O density and manufacturability - both retain full Ethernet, USB, CAN, and safety feature parity.
Availability
R5F563NBCDLJ#U0 is available at Aetrix Electronics and suitable for industrial Ethernet gateways, smart energy meters, networked HMIs, and factory automation controllers requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for R5F563NBCDLJ#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets, with deep expertise in real-time embedded systems.
The RX63N Group is designed for industrial networking and control applications demanding integrated Ethernet, functional safety compliance (IEC60730), deterministic real-time performance, and secure firmware execution - exemplified by the R5F563NBCDLJ#U0.
FAQ
What is the maximum operating frequency and core type of the R5F563NBCDLJ#U0?
The R5F563NBCDLJ#U0 operates at a maximum frequency of 100 MHz using the 32-bit RXv1 CPU core. This core delivers 165 DMIPS performance and includes a single-precision IEEE-754 floating-point unit, memory protection unit (MPU), and Harvard architecture with 5-stage pipeline - enabling deterministic real-time execution for industrial control tasks.
Does the R5F563NBCDLJ#U0 support Ethernet connectivity, and what interfaces are available?
Yes, the R5F563NBCDLJ#U0 integrates a full IEEE 802.3-compliant Ethernet MAC supporting both 10 and 100 Mbps operation. It provides MII and RMII interface options, MDIO/MDC management bus, and Wake-on-LAN capability. An integrated EDMAC controller offloads packet processing, reducing CPU load during high-throughput network traffic.
What analog peripherals are included in the R5F563NBCDLJ#U0?
The R5F563NBCDLJ#U0 includes a 12-bit A/D converter with 21 input channels and 1 µs conversion time (at 50 MHz PCLK), a separate 10-bit D/A converter with two output channels, and an on-die temperature sensor accurate to ±1°C. All analog functions share dedicated reference voltage inputs and support hardware-triggered conversions from timers or external events.
Is the R5F563NBCDLJ#U0 suitable for IEC60730 Class B safety-certified applications?
Yes, the R5F563NBCDLJ#U0 includes multiple hardware features required for IEC60730 Class B compliance: oscillation-stop detection, independent watchdog timer (IWDT), CRC calculator with three configurable polynomials, self-diagnostic function for the 10-bit A/D converter, and clock frequency measurement units - all documented in Renesas' functional safety manual R01US0079EJ0100.
What is the package type and pin count of the R5F563NBCDLJ#U0?
The R5F563NBCDLJ#U0 uses a 100-terminal TFLGA (Thin Fine-Pitch Land Grid Array) package designated PTLG0100JA-A, measuring 7 × 7 mm with 0.65 mm pitch. It provides 78 general-purpose I/O pins, including 5-V tolerant inputs, open-drain outputs, and programmable pull-up resistors - optimized for compact, high-density industrial PCB layouts.
R5F563NBCDLJ#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-TFLGA
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 14x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NBCDLJ#U0 FAQ
1.How can I place an order for R5F563NBCDLJ#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NBCDLJ#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NBCDLJ#U0 reliable?
The price and inventory of R5F563NBCDLJ#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NBCDLJ#U0 is usually 5 days.
3.What payment methods are accepted for R5F563NBCDLJ#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NBCDLJ#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NBCDLJ#U0?
R5F563NBCDLJ#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NBCDLJ#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NBCDLJ#U0?
For technical support, including R5F563NBCDLJ#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NBCDLJ#U0 requirements.
6.How does Aetrix verify that R5F563NBCDLJ#U0 is sourced from the original manufacturer or authorized distributors?
All R5F563NBCDLJ#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NBCDLJ#U0 meets industry standards.
7.What is the process for return or replacement of R5F563NBCDLJ#U0?
All R5F563NBCDLJ#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NBCDLJ#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NBCDLJ#U0 part is unused and in its original packaging.
Return procedure for R5F563NBCDLJ#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NBCDLJ#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

