Renesas R5F563NBDDBG#G0
- Part No.:
- R5F563NBDDBG#G0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LFBGA
- Datasheet:
-
R5F563NBDDBG#G0.pdf
- Description:
- 32BIT MCU RX63N 1M/128K LFBGA176
- Quantity:
- Payment:

- Shipping:

Inventory:4,520
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NBDDBG#G0 from Renesas is a 100 MHz 32-bit RX CPU-based microcontroller with integrated Ethernet MAC, 1 MB on-chip flash, 128 KB SRAM, 32 KB data flash, single-precision IEEE-754 FPU, and hardware AES encryption. It operates from a 2.7–3.6 V supply and supports -40 to +85°C industrial temperature range. This MCU targets networked industrial controllers requiring deterministic real-time response, secure firmware updates, and dual-role USB connectivity.
For engineers reviewing the R5F563NBDDBG#G0 datasheet, R5F563NBDDBG#G0 pinout, R5F563NBDDBG#G0 application, or R5F563NBDDBG#G0 equivalent, key selection criteria include Ethernet MAC support (MII/RMII), 32-channel CAN mailbox count, 12-bit A/D converter scan timing at 1 µs/channel, 100-MHz instruction throughput (165 DMIPS), and PLBG0176GA-A 176-pin LFBGA package compatibility with high-density PCB layouts.
Technical Context
The R5F563NBDDBG#G0 belongs to the RX63N Group, distinguished from RX631 by inclusion of an IEEE 802.3-compliant Ethernet controller with MII/RMII interface, dedicated EDMAC (2 KB TX/RX FIFO), and wake-on-LAN capability. It implements a CISC Harvard architecture with 5-stage pipeline, variable-length instructions, and memory protection unit (MPU) for safety-critical applications.
Its clock system integrates PLL, 125-kHz LOCO, and 50-MHz HOCO oscillators, enabling independent scaling of ICLK (up to 100 MHz), PCLK (up to 50 MHz), FCLK (up to 50 MHz), and BCLK (up to 50 MHz). The MCU supports four low-power modes and battery-backed RTC operation down to 2.0 V on VBATT.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC core with 5-stage pipeline, 165 DMIPS @ 100 MHz, IEEE-754 single-precision FPU |
| Memory | 1 MB flash (no wait states @ 100 MHz), 128 KB SRAM (no wait states), 32 KB reprogrammable data flash (100k cycles) |
| Connectivity | Ethernet MAC (10/100 Mbps, MII/RMII), USB 2.0 host/function/OTG (full-speed), 3× CAN (ISO 11898-1, 32 mailboxes each) |
| Analog Peripherals | 21-channel 12-bit A/D (1 µs conversion @ 50 MHz PCLK), 8-channel 10-bit A/D, 2× 10-bit D/A, on-die temperature sensor (±1°C) |
| Security & Timing | AES-128/192/256 (ECB/CBC), CRC calculator (3 polynomials), RTC with battery backup, independent watchdog timer (IWDT) |
| Package & Environment | PLBG0176GA-A 176-pin LFBGA (13 × 13 mm, 0.8 mm pitch), -40 to +85°C operating range, 2.7–3.6 V VCC supply |
Pinout & Package
Package: PLBG0176GA-A - 176-pin Low-Profile Fine-Pitch Ball Grid Array (LFBGA), 13 × 13 mm body, 0.8 mm ball pitch, RoHS-compliant, lead-free solder compatible.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dedicated power domains for core (VCC), analog (AVCC0), USB (VCC_USB), and reference (VREFH); decoupling required per Renesas layout guidelines |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal; enables PLL lock for 100 MHz system clock generation |
| ETH_MDC / ETH_MDIO | Ethernet management interface | IEEE 802.3-compliant MDIO/MDC bus for PHY register access and configuration |
| ETH_TXD[3:0] / ETH_RXD[3:0] | Ethernet transmit/receive data | MII interface signals; RMII mode uses ETH_TXD[1:0], ETH_RXD[1:0], ETH_REF_CLK, and ETH_CRS_DV |
| USB_DP / USB_DM | USB 2.0 differential data pair | Full-speed (12 Mbps) signaling; internal transceiver eliminates need for external PHY |
| CAN0_TX / CAN0_RX | Channel 0 CAN transceiver I/O | Direct connection to ISO 11898-1 compliant CAN bus; supports standard and extended frames |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet MAC with EDMAC | Dedicated DMA engine offloads CPU during frame transmission/reception; 2 KB TX/RX FIFO reduces interrupt overhead in real-time protocols |
| Hardware AES Encryption | Firmware update integrity verification and secure boot using ECB/CBC modes with 128/192/256-bit keys-no software crypto library overhead |
| Flexible Clock System | Independent clock domains (ICLK/PCLK/FCLK/BCLK) enable precise peripheral timing control and dynamic power scaling without CPU stall |
| High-Resolution Analog | 21-channel 12-bit A/D with sample-and-hold and trigger synchronization to MTU2/TPU timers ensures deterministic acquisition in motor control loops |
| Industrial I/O Robustness | 133 general-purpose I/O pins with 5-V tolerance, programmable pull-up, open-drain output, and digital filtering on capture inputs |
Applications
| Industrial Ethernet Gateway | Secure PLC Controller |
|---|---|
Use Scenario: Protocol translation between Modbus TCP and fieldbus networks (CANopen, PROFIBUS) in factory automation. IC Role / Device Role / Timing Role: Primary application processor executing real-time task scheduler, Ethernet stack, and CAN protocol handler with sub-100 µs jitter. Use Value: Integrated Ethernet MAC and 3× CAN modules eliminate external PHY and transceivers, reducing BOM cost and board area while maintaining deterministic latency. |
Use Scenario: Safety-rated programmable logic controller with encrypted firmware updates and runtime integrity checking. IC Role / Device Role / Timing Role: Trusted execution environment managing ladder logic execution, I/O scanning, and AES-verified OTA updates via USB or Ethernet. Use Value: On-chip DEU enables secure boot and firmware decryption without external security IC, meeting IEC 60730 Class B self-test requirements. |
| Networked Energy Meter | USB-Enabled HMI Terminal |
Use Scenario: Smart electricity meter with remote firmware updates, time-of-use billing, and tamper detection over Ethernet. IC Role / Device Role / Timing Role: Real-time data acquisition hub synchronizing 12-bit A/D sampling with RTC timestamps and encrypting meter readings before transmission. Use Value: Battery-backed RTC and 12-bit A/D with ±1°C temperature sensor allow accurate thermal drift compensation in revenue-grade metering. |
Use Scenario: Human-machine interface panel supporting USB host (for flash drives) and USB device (for PC configuration) modes. IC Role / Device Role / Timing Role: Dual-role USB 2.0 controller managing simultaneous host/device enumeration and 2 KB buffer-managed data transfers. Use Value: Single-chip USB host/function/OTG eliminates need for separate USB switch IC and reduces USB layout complexity in compact enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NECDBG#G0 | 2 MB flash, same 128 KB SRAM, identical PLBG0176GA-A package and peripheral set | Requires larger firmware image storage; no change in real-time performance or I/O count | Select when bootloader, dual-bank firmware, or extensive configuration tables exceed 1 MB capacity |
| R5F563NBCDFC#G0 | LQFP-176 package (PLQP0176KB-A), same 1 MB flash/128 KB SRAM, but lacks Ethernet MAC and EDMAC | Suitable only for non-networked applications; requires external Ethernet PHY if connectivity needed | Choose for cost-sensitive designs where Ethernet is unnecessary and LQFP assembly is preferred over BGA |
Compared with R5F563NBDDBG#G0, R5F563NECDBG#G0 provides double flash capacity without altering real-time behavior or package footprint, while R5F563NBCDFC#G0 trades Ethernet integration for LQFP manufacturability and lower unit cost in standalone control applications.
Availability
R5F563NBDDBG#G0 is available at Aetrix Electronics and suitable for industrial gateways, secure PLCs, networked energy meters, and USB-enabled HMIs requiring stable component supply across multi-year production cycles.
Supply support for R5F563NBDDBG#G0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RX63N Group was designed for deterministic real-time industrial networking applications, integrating Ethernet, USB, CAN, and hardware security to replace multi-chip solutions in programmable controllers and gateway devices.
FAQ
What is the maximum operating frequency and DMIPS rating of the R5F563NBDDBG#G0?
The R5F563NBDDBG#G0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance. This metric is measured under standard conditions using the EEMBC CoreMark benchmark and reflects the real-world throughput achievable with its 32-bit RX CPU core, 5-stage pipeline, and zero-wait-state flash execution. The R5F563NBDDBG#G0 maintains this performance across its full industrial temperature range (-40 to +85°C) with proper power supply decoupling and thermal management.
Does the R5F563NBDDBG#G0 support Ethernet connectivity, and what interfaces are available?
Yes, the R5F563NBDDBG#G0 includes a fully integrated IEEE 802.3-compliant Ethernet MAC supporting both 10 Mbps and 100 Mbps operation. It provides MII (Media Independent Interface) and RMII (Reduced Media Independent Interface) physical layer options, along with dedicated EDMAC hardware, 2 KB transmit and receive FIFOs, and Magic Packet™ wake-on-LAN capability. These features enable direct connection to external PHYs without requiring additional glue logic or external DMA controllers.
What are the memory resources available on the R5F563NBDDBG#G0?
The R5F563NBDDBG#G0 integrates 1 MB of on-chip flash memory (executed at 100 MHz with zero wait states), 128 KB of SRAM (also zero wait states), and 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. The flash supports on-board programming via JTAG/FINE and off-board parallel programming for production. All memory blocks are protected by the MPU and support secure boot verification using the integrated AES engine.
Which package type is used for the R5F563NBDDBG#G0, and what are its key mechanical characteristics?
The R5F563NBDDBG#G0 uses the PLBG0176GA-A package: a 176-pin Low-Profile Fine-Pitch Ball Grid Array with 13 × 13 mm body size and 0.8 mm ball pitch. It features a thermally enhanced construction suitable for industrial convection cooling, RoHS compliance, and lead-free solder compatibility. This BGA package supports high I/O density (133 GPIOs) and signal integrity for high-speed interfaces including Ethernet MII and USB 2.0.
What analog peripherals does the R5F563NBDDBG#G0 include, and what are their key specifications?
The R5F563NBDDBG#G0 includes a 21-channel 12-bit A/D converter (S12ADa) with 1.0 µs conversion time at 50 MHz PCLK, an 8-channel 10-bit A/D converter (ADb), two 10-bit D/A channels (DAa), and an on-die temperature sensor with ±1°C accuracy. Both A/D units support software, timer-triggered, and external-event-triggered conversions, and the 12-bit unit includes sample-and-hold and result addition functions for noise reduction in motor control applications.
R5F563NBDDBG#G0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LFBGA
- Series:
- RX63N
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NBDDBG#G0 FAQ
1.How can I place an order for R5F563NBDDBG#G0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NBDDBG#G0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NBDDBG#G0 reliable?
The price and inventory of R5F563NBDDBG#G0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NBDDBG#G0 is usually 5 days.
3.What payment methods are accepted for R5F563NBDDBG#G0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NBDDBG#G0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NBDDBG#G0?
R5F563NBDDBG#G0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NBDDBG#G0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NBDDBG#G0?
For technical support, including R5F563NBDDBG#G0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NBDDBG#G0 requirements.
6.How does Aetrix verify that R5F563NBDDBG#G0 is sourced from the original manufacturer or authorized distributors?
All R5F563NBDDBG#G0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NBDDBG#G0 meets industry standards.
7.What is the process for return or replacement of R5F563NBDDBG#G0?
All R5F563NBDDBG#G0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NBDDBG#G0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NBDDBG#G0 part is unused and in its original packaging.
Return procedure for R5F563NBDDBG#G0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NBDDBG#G0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

