Renesas R5F563NBDDFB#V0
- Part No.:
- R5F563NBDDFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563NBDDFB#V0.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,153
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NBDDFB#V0 from Renesas is a 100 MHz 32-bit RX CPU-based microcontroller with integrated Ethernet MAC, full-speed USB 2.0 host/function/OTG, three CAN channels, 12-bit and 10-bit A/D converters, 10-bit D/A converter, real-time clock, AES encryption engine, and 1 MB on-chip flash memory. It operates from a single 2.7–3.6 V supply and supports industrial temperature range (−40 to +85°C), targeting networked industrial control and gateway applications.
For engineers reviewing the R5F563NBDDFB#V0 datasheet, R5F563NBDDFB#V0 pinout, R5F563NBDDFB#V0 application, or R5F563NBDDFB#V0 equivalent, key selection criteria include Ethernet MAC support, 1 MB flash/128 KB SRAM capacity, LQFP-144 package compatibility, IEEE 802.3 10/100 Mbps operation, and IEC60730 safety feature integration.
Technical Context
The R5F563NBDDFB#V0 belongs to the RX63N Group, distinguished from the RX631 Group by inclusion of an Ethernet controller (ETHERC) and associated EDMAC DMA channel. It implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and Harvard architecture with 5-stage pipeline.
It integrates dual-clock domain operation: system clock (ICLK) up to 100 MHz for CPU execution, and peripheral module clock (PCLK) up to 50 MHz for timers, ADCs, and communication peripherals. The device supports MII/RMII physical layer interfaces and includes dedicated hardware for CRC calculation, memory protection (MPU), and secure AES-128/192/256 encryption/decryption.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard core with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables deterministic real-time response in motor control and protocol stacks |
| Flash Memory | 1 MB on-chip flash, no-wait-state access at 100 MHz, supports background programming/erasing |
| SRAM | 128 KB on-chip SRAM, no-wait-state access, supports deep software standby backup |
| Ethernet Interface | IEEE 802.3-compliant 10/100 Mbps MAC with MII/RMII support and Magic Packet™ wake-on-LAN detection |
| A/D Converter | 21-channel 12-bit S12AD + 8-channel 10-bit AD, 1.0 µs conversion time @ 50 MHz PCLK, with sample-and-hold |
| Security Engine | DEU hardware accelerator for AES-128/192/256 ECB/CBC modes, enabling secure firmware updates and data encryption |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 × 20 mm, 0.5 mm pitch, RoHS compliant, with exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual 2.7–3.6 V supply domains (core/analog/USB); 133 total I/O pins with 18 5-V tolerant inputs |
| ETH_MDC / ETH_MDIO | Ethernet management interface | IEEE 802.3u-compliant MDIO bus for PHY register configuration and status monitoring |
| ETH_TXD[3:0] / ETH_RXD[3:0] | Ethernet data lanes | 4-bit nibble-wide transmit/receive paths supporting MII mode; RMII uses subset (2-bit) |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 full-speed interface | Integrated transceiver supports host/function/OTG; VBUS sensing enables automatic role switching |
| CAN0_TX / CAN0_RX | CAN channel 0 differential pair | ISO 11898-1-compliant physical layer interface with 32-mailbox message RAM per CAN module |
| AD000–AD020 | Analog input channels | 21 dedicated 12-bit ADC inputs with internal sample-and-hold; shared with GPIO ports |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Ethernet MAC + EDMAC | Offloads frame processing via descriptor-based DMA, reducing CPU overhead for TCP/IP stack execution |
| IEC60730 Safety Support | Hardware oscillation-stop detection, CRC calculator, IWDT, and A/D self-diagnostic enable Class B compliance |
| Flexible Clock Architecture | Independent ICLK/PCLK/FCLK/BCLK domains with programmable dividers/multipliers optimize power/performance trade-offs |
| Real-Time Peripheral Control | MTU2 and TPU timers provide synchronized PWM, phase counting, and A/D trigger generation for motor/servo control |
| Secure Firmware Execution | Memory Protection Unit (MPU) enforces privilege levels; DEU enables encrypted boot and OTA update integrity |
Applications
| Industrial Ethernet Gateway | Programmable Logic Controller (PLC) |
|---|---|
|
Use Scenario: Aggregating Modbus TCP, EtherNet/IP, and PROFINET fieldbus data across factory floor devices. IC Role / Device Role / Timing Role: Primary application processor running real-time OS, managing Ethernet MAC, USB, and CAN interfaces concurrently. Use Value: Integrated 10/100 Mbps Ethernet MAC eliminates external PHY cost; 1 MB flash stores multiple protocol stacks and firmware images. |
Use Scenario: Compact DIN-rail mounted PLC executing ladder logic with analog I/O, motion control, and HMI connectivity. IC Role / Device Role / Timing Role: Central controller coordinating 21-channel 12-bit ADC sampling, 2-channel 10-bit DAC output, and multi-axis PWM generation. Use Value: MTU2/TPU timers deliver sub-microsecond PWM synchronization; 128 KB SRAM buffers real-time task stacks and I/O image tables. |
| Building Automation Controller | Smart Energy Metering Hub |
|
Use Scenario: HVAC supervisory controller interfacing with BACnet MS/TP, LonWorks, and Zigbee gateways via serial and USB. IC Role / Device Role / Timing Role: Communication hub managing SCI (13 channels), RIIC (4 channels), and USB function mode for field device bridging. Use Value: 13 SCI modules support concurrent legacy protocol translation; USB function mode enables field technician firmware updates via thumb drive. |
Use Scenario: Residential energy meter aggregating current/voltage sensor data, communicating via Power Line Communication (PLC) and cellular backhaul. IC Role / Device Role / Timing Role: Secure data acquisition node performing temperature-compensated ADC measurements and AES-encrypted data upload. Use Value: On-die temperature sensor (±1°C) calibrates ADC gain/offset; DEU hardware accelerates AES-128 encryption for DLMS/COSEM compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NBDDFC#V0 | LQFP-176 package (176-pin), same 1 MB flash/128 KB SRAM, adds SDRAM interface and external bus width extension | Suitable for designs requiring external memory expansion or higher I/O count (133 vs. 111 pins) | Select when board layout accommodates larger footprint and external memory bandwidth is required |
| R5F563NECDFB#V0 | 2 MB flash, 128 KB SRAM, identical LQFP-144 package; retains all peripherals including Ethernet and USB | Better suited for complex protocol stacks (e.g., dual-stack IPv4/IPv6 + TLS) or large GUI assets | Choose when firmware size exceeds 1 MB or future-proofing for feature-rich upgrades is critical |
Compared with R5F563NBDDFB#V0, R5F563NBDDFC#V0 offers expanded I/O and memory interface capability at the cost of larger PCB area, while R5F563NECDFB#V0 delivers double flash capacity without changing pinout-enabling seamless migration within the same LQFP-144 layout.
Availability
R5F563NBDDFB#V0 is available at Aetrix Electronics and suitable for industrial automation, building management systems, and smart grid infrastructure requiring stable component supply, long-term lifecycle assurance, and automotive-grade reliability under extended temperature operation.
Supply support for R5F563NBDDFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RX63N Group is designed for real-time, safety-critical, and networked embedded applications-emphasizing Ethernet connectivity, functional safety (IEC60730), and cryptographic security in resource-constrained environments.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563NBDDFB#V0?
The R5F563NBDDFB#V0 operates at a maximum system clock frequency of 100 MHz. Its RXv1 32-bit CPU core delivers 165 DMIPS of performance at this speed, supported by a 5-stage pipeline, single-precision IEEE-754 FPU, and ultra-compact variable-length instruction set. This enables deterministic execution of real-time control algorithms and protocol stacks on the R5F563NBDDFB#V0.
Does the R5F563NBDDFB#V0 include an Ethernet controller, and what standards does it support?
Yes, the R5F563NBDDFB#V0 includes a fully integrated IEEE 802.3-compliant Ethernet MAC supporting both 10 Mbps and 100 Mbps operation in full- and half-duplex modes. It implements MII and RMII physical layer interfaces, Magic Packet™ wake-on-LAN detection, and IEEE 802.3x flow control-making the R5F563NBDDFB#V0 suitable for industrial Ethernet edge nodes.
What are the memory resources available on the R5F563NBDDFB#V0?
The R5F563NBDDFB#V0 integrates 1 MB of on-chip flash memory with zero wait-state access at 100 MHz, 128 KB of high-speed SRAM, and 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. All memory blocks support background operation, allowing code execution during flash programming-a key capability for field-upgradable firmware on the R5F563NBDDFB#V0.
How many analog-to-digital converter channels does the R5F563NBDDFB#V0 support, and what are their resolutions?
The R5F563NBDDFB#V0 features two independent A/D converters: a 21-channel 12-bit S12AD unit and an 8-channel 10-bit AD unit. Both support sample-and-hold, software/external/timer-triggered conversion, and operate with 1.0 µs conversion time when PCLK is 50 MHz. These resources enable high-fidelity sensor acquisition in motor control and energy metering applications using the R5F563NBDDFB#V0.
Is the R5F563NBDDFB#V0 qualified for industrial temperature operation, and what is its operating voltage range?
Yes, the R5F563NBDDFB#V0 is rated for industrial temperature operation from −40°C to +85°C (D version). It operates from a single 2.7 V to 3.6 V supply across VCC, AVCC0, VREFH, and VCC_USB pins, with VBATT supporting 2.0 V to 3.6 V for RTC backup. This wide voltage tolerance ensures robust operation in fluctuating industrial power environments for the R5F563NBDDFB#V0.
R5F563NBDDFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NBDDFB#V0 FAQ
1.How can I place an order for R5F563NBDDFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NBDDFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NBDDFB#V0 reliable?
The price and inventory of R5F563NBDDFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NBDDFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F563NBDDFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NBDDFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NBDDFB#V0?
R5F563NBDDFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NBDDFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NBDDFB#V0?
For technical support, including R5F563NBDDFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NBDDFB#V0 requirements.
6.How does Aetrix verify that R5F563NBDDFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563NBDDFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NBDDFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F563NBDDFB#V0?
All R5F563NBDDFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NBDDFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NBDDFB#V0 part is unused and in its original packaging.
Return procedure for R5F563NBDDFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NBDDFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

