Renesas R5F563NBDGFB#V0
- Part No.:
- R5F563NBDGFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563NBDGFB#V0.pdf
- Description:
- 32BIT MCU RX63N
- Quantity:
- Payment:

- Shipping:

Inventory:1,575
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NBDGFB#V0 from Renesas is a 100 MHz 32-bit RX63N Group microcontroller with integrated Ethernet MAC (10/100 Mbps), single-precision IEEE-754 FPU, 165 DMIPS performance, 1 MB on-chip flash memory, and 128 KB SRAM. It operates from a 2.7–3.6 V supply, supports -40 to +85°C industrial temperature range, and targets networked embedded control applications such as industrial gateways and smart energy meters.
For engineers reviewing the R5F563NBDGFB#V0 datasheet, R5F563NBDGFB#V0 pinout, R5F563NBDGFB#V0 application, or R5F563NBDGFB#V0 equivalent, this MCU delivers deterministic real-time execution, hardware-accelerated AES encryption (128/192/256-bit), dual 10-bit DACs, 21-channel 12-bit ADC with sample-and-hold, and full-speed USB 2.0 host/function/OTG - all in a 144-pin LQFP package with 5-V-tolerant I/O.
Technical Context
The R5F563NBDGFB#V0 implements the CISC Harvard-architecture RX CPU core with 5-stage pipeline, variable-length instructions, and memory protection unit (MPU) for secure embedded operation. Its clock system integrates PLL, HOCO (50 MHz), LOCO (125 kHz), and subclock oscillator support - enabling precise RTC operation and independent watchdog timing.
It features dedicated DMA controllers: 4-channel DMAC, 2-channel EXDMAC, and a single-channel EDMAC optimized for Ethernet frame handling with 2 KB TX/RX FIFOs. Peripheral integration includes three CAN modules (ISO 11898-1 compliant, 32 mailboxes each), four I²C interfaces (up to 1 Mbps), and thirteen SCI channels supporting asynchronous, SPI-like, and LIN protocols.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RX 32-bit CPU @ 100 MHz, 165 DMIPS, IEEE-754 single-precision FPU |
| Memory | 1 MB flash (no wait states @ 100 MHz), 128 KB SRAM, 32 KB data flash (100k erase/write cycles) |
| Connectivity | Ethernet MAC (10/100 Mbps, MII/RMII), USB 2.0 host/function/OTG, 3× CAN, 4× I²C, 13× SCI, 3× RSPI |
| Analog | 21× 12-bit ADC (1 µs conversion @ 50 MHz PCLK), 8× 10-bit ADC, 2× 10-bit DAC, on-die temperature sensor (±1°C) |
| Security & Timing | AES-128/192/256 (ECB/CBC), CRC calculator, RTC with battery backup, IWDT with dedicated 125 kHz oscillator |
| Package & Environment | PLQP0144KA-A (144-pin LQFP, 20 × 20 mm, 0.5 mm pitch), -40 to +85°C operating range |
| I/O & Power | 111 general-purpose I/O pins (18× 5-V tolerant, pull-up, open-drain), 2.7–3.6 V supply, 500 µA/MHz active current |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 × 20 mm body, 0.5 mm pitch, exposed thermal pad (non-electrical), RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dedicated analog/digital power and ground pairs per quadrant; decoupling required within 10 mm of each VCC/VSS pair |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal; enables PLL-based 100 MHz system clock generation |
| MD0 / MD1 | Mode selection inputs | Configure boot mode (ROM/flash/external bus); sampled at reset, must be stable before release of RES# |
| ETH_MDC / ETH_MDIO | Ethernet management interface | IEEE 802.3-compliant MDIO bus for PHY register access; requires 1.5 kΩ pull-up on MDIO |
| USB_VBUS / USB_ID | USB OTG detection | VBUS sensing enables host/peripheral role auto-detection; ID pin selects OTG A/B device role |
| AN000–AN013 | Analog input channels | 14 of 21 12-bit ADC inputs mapped to pins; share multiplexed I/O with digital functions; require external RC filter for noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet MAC with RMII/MII | Enables compact 10/100 Mbps networking without external PHY in RMII mode; supports Wake-on-LAN via Magic Packet detection |
| Hardware AES engine | Offloads encryption/decryption from CPU; supports ECB/CBC modes with key lengths up to 256 bits for secure firmware updates and data transmission |
| Dual 10-bit DAC outputs | Provides simultaneous analog waveform generation (e.g., motor control reference, sensor calibration signals) with independent voltage output ranges |
| 13-channel SCI with LIN support | Eliminates need for external LIN transceivers in automotive body electronics; supports both standard UART and LIN 2.2 protocol framing |
| Real-time clock with battery backup | Maintains calendar/time during main power loss using VBATT (2.0–3.6 V); retains settings across deep software standby mode |
| Module stop & low-power modes | Four configurable low-power states (Sleep, All-module clock stop, Software standby, Deep software standby) reduce system power to <1 µA in deepest mode |
Applications
| Industrial Ethernet Gateway | Smart Energy Meter |
|---|---|
|
Use Scenario: Aggregating Modbus RTU/TCP data from field devices and forwarding to cloud via Ethernet/WAN. IC Role / Device Role / Timing Role: Central controller executing protocol translation, real-time scheduling, and secure TLS handshake offload via AES engine. Use Value: Integrated Ethernet MAC + USB + CAN eliminates external PHY/transceiver, reducing BOM cost and PCB area by >35% versus discrete solutions. |
Use Scenario: Measuring voltage, current, and power quality in residential/utility smart meters with tamper detection. IC Role / Device Role / Timing Role: High-accuracy analog acquisition hub with 21-channel 12-bit ADC, temperature-compensated RTC, and AES-encrypted firmware update path. Use Value: On-chip 12-bit ADC with sample-and-hold achieves ±0.5 LSB INL, meeting IEC 62053-21 Class 0.5S accuracy requirements without external precision references. |
| Programmable Logic Controller (PLC) I/O Module | Building Automation Controller |
|
Use Scenario: Digitally isolating and conditioning 24 V DC sensor/actuator signals in DIN-rail mounted PLC expansion modules. IC Role / Device Role / Timing Role: Real-time I/O processor managing PWM outputs, high-speed counter inputs (via TPU), and EtherCAT slave communication stack. Use Value: 16-bit TPU with phase-counting mode supports quadrature encoder inputs up to 1 MHz, enabling precise motion feedback without FPGA assistance. |
Use Scenario: Controlling HVAC, lighting, and access systems across multi-floor commercial buildings via BACnet/IP and KNX over Ethernet. IC Role / Device Role / Timing Role: Network-aware application processor running FreeRTOS, managing concurrent TCP/IP stacks, and driving local displays via parallel interface. Use Value: 144-pin LQFP provides 111 GPIOs - sufficient for direct connection to 32+ digital I/O lines, 8 analog inputs, and 4 relay drivers without glue logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NBDDFB | Same package (144-pin LQFP), identical 1 MB flash / 128 KB RAM, but lacks Ethernet MAC and USB OTG functionality | Suitable for non-networked control applications where CAN/SCI/USB device-only suffices; lower cost and reduced EMI footprint | Select when Ethernet and USB host/OTG are unnecessary - reduces design complexity and certification overhead for standalone controllers |
| R5F566NHDFB | RX66N successor: 120 MHz core, 2 MB flash, enhanced security (TRNG, secure boot), same 144-pin LQFP footprint but different pinout | Targets next-gen designs requiring higher performance, functional safety (IEC 61508 SIL2-ready), and advanced cryptography | Choose for new designs needing future-proofing, longer product lifecycle, and certified safety features - not drop-in compatible |
Compared with R5F563NBDGFB#V0, R5F563NBDDFB removes Ethernet and OTG to lower cost and power, while R5F566NHDFB upgrades core speed, memory, and security but requires PCB redesign due to pinout changes - making R5F563NBDGFB#V0 optimal for cost-sensitive, Ethernet-enabled industrial controllers requiring no layout change.
Availability
R5F563NBDGFB#V0 is available at Aetrix Electronics and suitable for industrial gateways, smart energy meters, programmable logic controller I/O modules, and building automation controllers requiring stable component supply, long-term manufacturability, and qualified industrial-grade temperature operation.
Supply support for R5F563NBDGFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX63N Group, including R5F563NBDGFB#V0, was engineered for deterministic real-time industrial control with integrated networking - emphasizing Ethernet connectivity, functional safety readiness, and robust analog peripheral integration for factory automation and infrastructure applications.
FAQ
What is the maximum operating frequency and core architecture of the R5F563NBDGFB#V0?
The R5F563NBDGFB#V0 operates at a maximum frequency of 100 MHz using the 32-bit RX CPU core - a CISC Harvard architecture with 5-stage pipeline, variable-length instructions, and memory protection unit (MPU). It delivers 165 DMIPS and includes a single-precision IEEE-754 floating-point unit for deterministic math-intensive tasks in industrial control firmware.
Does the R5F563NBDGFB#V0 support Ethernet connectivity, and what interface options are available?
Yes, the R5F563NBDGFB#V0 integrates a full-featured Ethernet MAC supporting both 10 and 100 Mbps operation in full- and half-duplex modes. It supports IEEE 802.3u-compliant MII and RMII physical layer interfaces, along with Wake-on-LAN via Magic Packet detection and IEEE 802.3x flow control - enabling compact, low-component-count networked designs without external PHY ICs.
What analog peripherals are included in the R5F563NBDGFB#V0, and what are their key specifications?
The R5F563NBDGFB#V0 includes a 21-channel 12-bit successive-approximation ADC (S12ADa) with 1 µs conversion time at 50 MHz PCLK and integrated sample-and-hold, an 8-channel 10-bit ADC (ADb), two 10-bit DACs (DAa), and an on-die temperature sensor accurate to ±1°C. These enable high-fidelity sensor interfacing and closed-loop analog control without external signal conditioning.
Is the R5F563NBDGFB#V0 pin-compatible with other members of the RX63N Group, and what package does it use?
The R5F563NBDGFB#V0 uses the PLQP0144KA-A package: a 144-pin LQFP (20 × 20 mm, 0.5 mm pitch) with 111 general-purpose I/O pins. Within the RX63N Group, it shares pinout compatibility only with other 144-pin LQFP variants (e.g., R5F563NECDFB, R5F563NJDDFB), but not with TFLGA or LFBGA packages - always verify pin mapping against the specific variant's datasheet table.
What security features does the R5F563NBDGFB#V0 provide for firmware and data protection?
The R5F563NBDGFB#V0 includes a dedicated Data Encryption Unit (DEU) supporting AES-128/192/256 encryption and decryption in ECB and CBC modes, a CRC calculator with three configurable polynomials, and register write protection for critical control registers. These features enable secure boot validation, encrypted firmware updates, and protected communication channel establishment in compliance-critical industrial deployments.
R5F563NBDGFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NBDGFB#V0 FAQ
1.How can I place an order for R5F563NBDGFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NBDGFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NBDGFB#V0 reliable?
The price and inventory of R5F563NBDGFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NBDGFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F563NBDGFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NBDGFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NBDGFB#V0?
R5F563NBDGFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NBDGFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NBDGFB#V0?
For technical support, including R5F563NBDGFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NBDGFB#V0 requirements.
6.How does Aetrix verify that R5F563NBDGFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563NBDGFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NBDGFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F563NBDGFB#V0?
All R5F563NBDGFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NBDGFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NBDGFB#V0 part is unused and in its original packaging.
Return procedure for R5F563NBDGFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NBDGFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

