Renesas R5F563NDCDBG#U0
- Part No.:
- R5F563NDCDBG#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LFBGA
- Datasheet:
-
R5F563NDCDBG#U0.pdf
- Description:
- IC MCU 32BIT 1.5MB FLSH 176LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,554
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NDCDBG#U0 from Renesas is a 100-MHz 32-bit RX63N Group microcontroller with integrated Ethernet MAC, single-precision IEEE-754 FPU, 1.5 Mbytes of on-chip flash memory, 128 Kbytes of SRAM, and 32 Kbytes of data flash. It features 134 general-purpose I/O pins (5-V tolerant), hardware AES encryption (DEU), and real-time clock with battery backup - deployed in industrial gateways requiring deterministic networked control and secure firmware updates.
For engineers reviewing the R5F563NDCDBG#U0 datasheet, R5F563NDCDBG#U0 pinout, R5F563NDCDBG#U0 application, or R5F563NDCDBG#U0 equivalent, key selection criteria include Ethernet MAC support (MII/RMII), 100-MHz CPU performance (165 DMIPS), 12-bit/10-bit A/D converters (21+8 channels), dual 10-bit D/A outputs, and LFBGA-176 package compatibility with industrial temperature range (-40 to +85°C).
Technical Context
The R5F563NDCDBG#U0 implements the RXv1 CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code density. It integrates dedicated DMA controllers for Ethernet (EDMAC), USB, and peripheral functions, plus an EXDMAC for high-bandwidth transfers to external displays or memory.
Its clock system supports multiple independent domains: ICLK (up to 100 MHz for CPU), PCLK (up to 50 MHz for peripherals), FCLK (50 MHz for FlashIF), and BCLK (50 MHz for external bus). The MCU includes MPU-based memory protection, JTAG/FINE debugging, and IEC60730-compliant safety features including oscillation-stop detection, CRC calculator, and self-diagnostic A/D functionality.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock - enables real-time deterministic execution for Ethernet+USB+CAN concurrent stacks |
| Flash Memory | 1.5 Mbytes main flash, zero-wait-state access at 100 MHz - sufficient for dual-bank OTA firmware updates |
| SRAM | 128 Kbytes on-chip SRAM, no wait states - supports large protocol buffers and real-time task stacks |
| Peripherals | Ethernet MAC (10/100 Mbps, MII/RMII), USB 2.0 host/function/OTG, 3× CAN, 13× SCI, 4× RIIC, 3× RSPI |
| Analog Functions | 21-channel 12-bit A/D (1 µs conversion), 8-channel 10-bit A/D, 2-channel 10-bit D/A, on-die temperature sensor (±1°C) |
| Security & Safety | AES-128/192/256 (ECB/CBC) via DEU, CRC calculator, IWDT, MPU, and IEC60730 diagnostic features |
Pinout & Package
Package: PLBG0176GA-A - 176-pin LFBGA, 13 × 13 mm, 0.8-mm pitch, RoHS-compliant, designed for high-density industrial PCB layouts with thermal pad grounding.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply and ground | Dual 2.7–3.6 V supply domains (core/I/O); 176-pin layout enables low-noise decoupling across 12 VCC/VSS pairs |
| ETXD0–ETXD3, ETXEN, ETXER, ERXD0–ERXD3, ERXDV, ERXER | Ethernet PHY interface | MII-mode signals - direct connection to external PHY without level-shifting; supports 10/100 Mbps full/half-duplex |
| USB_DP / USB_DM | USB 2.0 differential pair | Full-speed (12 Mbps) transceiver interface - internal pull-up enables device enumeration without external components |
| MTU2_TIA0–TIA5, TIB0–TIB5 | Timer pulse unit outputs | 6-channel complementary PWM generation with dead-time control - suitable for motor gate drive and power supply feedback |
| AD000–AD020, AD0–AD7 | Analog input channels | 21× 12-bit + 8× 10-bit A/D inputs with shared sample-and-hold - supports simultaneous sampling of multi-sensor systems |
| DA0 / DA1 | Digital-to-analog outputs | 2× 10-bit voltage-output DACs - used for analog setpoint generation or calibration reference signals |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet MAC with EDMAC | Offloads frame processing via descriptor-based DMA - reduces CPU overhead to <5% during 100 Mbps line-rate traffic |
| USB 2.0 Host/Function/OTG | Single-port dual-role controller with 2-Kbyte on-chip buffer - enables field-upgradeable firmware via USB mass storage or CDC ACM |
| Hardware AES Engine (DEU) | 128/192/256-bit key support in ECB/CBC modes - accelerates secure boot, encrypted OTA, and TLS handshake by >20× vs. software-only |
| IEC60730 Safety Support | Integrated CRC calculator, oscillator stop detection, IWDT, and A/D self-test - simplifies Class B compliance certification for industrial controls |
| Flexible Clock Architecture | Independent ICLK/PCLK/FCLK/BCLK domains with programmable dividers - allows precise timing isolation between CPU, peripherals, flash, and external bus |
Applications
| Industrial Ethernet Gateway | Secure PLC Communication Module |
|---|---|
Use Scenario: Aggregating Modbus TCP, EtherNet/IP, and PROFINET edge devices into cloud-connected SCADA systems. IC Role / Device Role / Timing Role: Primary application processor running RTOS with integrated Ethernet MAC, USB, and CAN - handles protocol translation and time-critical packet scheduling. Use Value: 100-MHz RX core + EDMAC enables deterministic <100-µs latency for cyclic I/O exchange while maintaining 100 Mbps throughput. | Use Scenario: Field-deployable module adding encrypted firmware update and secure remote diagnostics to legacy PLC backplanes. IC Role / Device Role / Timing Role: Secure co-processor interfacing via SPI/SCI to main PLC CPU - performs AES decryption, signature verification, and CRC integrity checks. Use Value: On-chip DEU and IEC60730 features eliminate need for external security ICs, reducing BOM cost and board area by 35%. |
| Human-Machine Interface (HMI) Controller | Networked Power Quality Monitor |
Use Scenario: Touch-enabled panel PC for factory floor visualization, integrating display driver, serial sensors, and remote configuration over Ethernet. IC Role / Device Role / Timing Role: Main controller managing TFT LCD via EXDMAC, reading analog voltage/current sensors via 12-bit A/D, and serving web UI over HTTP/HTTPS. Use Value: EXDMAC enables direct framebuffer transfers to 800×480 displays at 60 fps; dual D/A outputs drive analog metering circuits. | Use Scenario: DIN-rail mounted device measuring harmonics, THD, and RMS values across 3-phase AC lines with cloud telemetry. IC Role / Device Role / Timing Role: Real-time acquisition engine synchronizing 21-channel A/D sampling to line frequency via MTU2-triggered start pulses. Use Value: 12-bit A/D with 1-µs conversion and hardware averaging supports Class 0.5 accuracy per IEC 61000-4-30. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NECDBG#U0 | 2 Mbytes flash, same 128 Kbytes RAM, identical LFBGA-176 package and peripheral set | Supports larger firmware images (e.g., embedded Linux Yocto, dual-application partitioning) | Select when firmware size exceeds 1.5 Mbytes or future-proofing for feature expansion is required |
| R5F563NDCDFC#U0 | LQFP-176 package (PLQP0176KB-A), same 1.5 Mbytes flash/RAM/peripherals, 24×24 mm footprint | Suitable for through-hole prototyping, manual rework, or cost-sensitive production with less stringent density requirements | Choose for easier assembly, thermal management without thermal pad, or compatibility with legacy LQFP tooling |
Compared with R5F563NDCDBG#U0, R5F563NECDBG#U0 offers +512 Kbytes flash for complex protocol stacks, while R5F563NDCDFC#U0 trades LFBGA density for LQFP manufacturability - both retain identical real-time performance, Ethernet capability, and security features.
Availability
R5F563NDCDBG#U0 is available at Aetrix Electronics and suitable for industrial gateways, secure PLC modules, HMI controllers, and networked power quality monitors requiring stable component supply across extended product lifecycles.
Supply support for R5F563NDCDBG#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RX63N Group is engineered for real-time industrial connectivity - integrating Ethernet, USB, CAN, and security accelerators to replace multi-chip control subsystems with a single, certified MCU platform.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563NDCDBG#U0?
The R5F563NDCDBG#U0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance using the RXv1 32-bit CPU core. Its 5-stage pipeline, variable-length instruction set, and single-cycle 32×32 multiplier enable efficient real-time execution. This performance level supports concurrent Ethernet TCP/IP stack, USB device enumeration, and CAN message handling without resource contention - verified in Renesas' R01DS0098EJ0180 datasheet Section 1.1.
Does the R5F563NDCDBG#U0 include hardware encryption capabilities?
Yes, the R5F563NDCDBG#U0 integrates a Data Encryption Unit (DEU) supporting AES-128/192/256 encryption and decryption in ECB and CBC modes. This hardware accelerator offloads cryptographic operations from the CPU, enabling secure boot, encrypted firmware updates, and TLS session establishment with minimal latency impact. The DEU is documented in Section 1.1 and Table 1.1 of the R01DS0098EJ0180 datasheet, confirming its presence in all RX63N Group devices including R5F563NDCDBG#U0.
What package type and pin count does the R5F563NDCDBG#U0 use?
The R5F563NDCDBG#U0 uses the PLBG0176GA-A package: a 176-pin Low-Profile Fine-Pitch Ball Grid Array measuring 13 × 13 mm with 0.8-mm ball pitch. This LFBGA variant includes an exposed thermal pad for enhanced heat dissipation in industrial environments. Package identification is confirmed in Table 1.3 (Page 9) of the R01DS0098EJ0180 datasheet, where R5F563NDCDBG is explicitly listed with PLBG0176GA-A.
Which analog peripherals are integrated into the R5F563NDCDBG#U0?
The R5F563NDCDBG#U0 integrates a 21-channel 12-bit A/D converter (S12ADa), an 8-channel 10-bit A/D converter (ADb), two 10-bit D/A converters (DAa), and an on-die temperature sensor with ±1°C accuracy. All A/D units support hardware-triggered conversion (via MTU2/TPU/TMR), sample-and-hold, and digital filtering. These analog resources are detailed in Sections 1.1 and Table 1.1 of R01DS0098EJ0180, and are present in all RX63N Group variants including R5F563NDCDBG#U0.
Is the R5F563NDCDBG#U0 compatible with IEC60730 safety standards?
Yes, the R5F563NDCDBG#U0 includes multiple hardware features supporting IEC60730 Class B compliance: oscillation-stop detection, frequency measurement circuitry (MCK), CRC calculator, independent watchdog timer (IWDT), and self-diagnostic A/D functionality. These are explicitly listed under "Useful functions for IEC60730 compliance" in the Features section (Page 1) and Table 1.1 of R01DS0098EJ0180 - confirming their availability in the RX63N Group, including R5F563NDCDBG#U0.
R5F563NDCDBG#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LFBGA
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NDCDBG#U0 FAQ
1.How can I place an order for R5F563NDCDBG#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NDCDBG#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NDCDBG#U0 reliable?
The price and inventory of R5F563NDCDBG#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NDCDBG#U0 is usually 5 days.
3.What payment methods are accepted for R5F563NDCDBG#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NDCDBG#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NDCDBG#U0?
R5F563NDCDBG#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NDCDBG#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NDCDBG#U0?
For technical support, including R5F563NDCDBG#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NDCDBG#U0 requirements.
6.How does Aetrix verify that R5F563NDCDBG#U0 is sourced from the original manufacturer or authorized distributors?
All R5F563NDCDBG#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NDCDBG#U0 meets industry standards.
7.What is the process for return or replacement of R5F563NDCDBG#U0?
All R5F563NDCDBG#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NDCDBG#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NDCDBG#U0 part is unused and in its original packaging.
Return procedure for R5F563NDCDBG#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NDCDBG#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

