Renesas R5F563NDDDFB#V0
- Part No.:
- R5F563NDDDFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563NDDDFB#V0.pdf
- Description:
- IC MCU 32BIT 1.5MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,156
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NDDDFB#V0 from Renesas is a 100 MHz 32-bit RX63N Group microcontroller with integrated Ethernet MAC (10/100 Mbps), single-precision IEEE-754 FPU, 1.5 MB on-chip flash, 128 KB SRAM, and 32 KB data flash. It features 144-pin LQFP (PLQP0144KA-A) packaging, operates from 2.7–3.6 V, and supports -40 to +85°C industrial temperature range. Used in networked industrial controllers requiring deterministic real-time response, secure firmware updates, and dual CAN/Ethernet connectivity.
For engineers reviewing the R5F563NDDDFB#V0 datasheet, R5F563NDDDFB#V0 pinout, R5F563NDDDFB#V0 application, or R5F563NDDDFB#V0 equivalent, this page delivers verified technical context, validated pin functions, confirmed peripheral capabilities (including Ethernet MAC, USB 2.0 host/function/OTG, 3× CAN, 13× SCI, 4× I²C), and real-world selection guidance for embedded networking designs.
Technical Context
The R5F563NDDDFB#V0 implements the 32-bit RX CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions-delivering 165 DMIPS at 100 MHz. It integrates dedicated hardware accelerators including a Data Encryption Unit (AES-128/192/256 in ECB/CBC modes) and CRC calculator supporting three polynomials for IEC60730 compliance.
Its clock system combines external crystal oscillator support (4–16 MHz), internal PLL, 125-kHz LOCO, and 50-MHz HOCO, with independent frequency division for ICLK (up to 100 MHz), PCLK (up to 50 MHz), FCLK (up to 50 MHz), and BCLK (up to 50 MHz). The device includes an Ethernet controller compliant with IEEE 802.3u (MII/RMII), DMA controller for Ethernet (EDMAC), and full-speed USB 2.0 host/function/OTG interface.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RX 32-bit CPU with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Clock Frequency | 100 MHz system clock (ICLK); enables real-time deterministic execution |
| Flash Memory | 1.5 MB on-chip flash, zero-wait-state operation at 100 MHz |
| SRAM | 128 KB on-chip SRAM, zero-wait-state access for instruction and data |
| Ethernet Interface | IEEE 802.3-compliant MAC with MII/RMII support, 10/100 Mbps full/half-duplex |
| Analog Peripherals | 21-channel 12-bit A/D converter (1 µs conversion time), 2-channel 10-bit D/A |
| Crypto Engine | Dedicated DEU supporting AES-128/192/256 encryption/decryption in ECB/CBC modes |
| Operating Temp | -40°C to +85°C (D version), suitable for industrial control environments |
Pinout & Package
Package: 144-pin LQFP (PLQP0144KA-A), 20 × 20 mm, 0.5-mm pitch, RoHS-compliant, surface-mountable.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | 12 dedicated VCC/VSS pairs ensure stable core/peripheral voltage distribution |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal for precise system timing and Ethernet clock derivation |
| MDIO / MDC | Management Data Input/Output | Enables PHY configuration and status monitoring per IEEE 802.3u clause 22 |
| TXD0–TXD3 / RXD0–RXD3 | Ethernet MAC data bus (MII mode) | 16-bit parallel interface for 100 Mbps operation; RMII reduces pin count to 7 signals |
| USB_DP / USB_DM | Full-speed USB 2.0 differential pair | Integrated transceiver supports host/function/OTG without external PHY |
| CAN0_TX / CAN0_RX | Channel 0 CAN transceiver interface | Direct connection to ISO11898-1-compliant CAN physical layer |
| AD000–AD020 | Analog input channels | 21-pin group for 12-bit A/D conversion with sample-and-hold and temperature sensor input |
| DA00 / DA01 | Digital-to-analog outputs | 2-channel 10-bit voltage-output DACs referenced to VREFH (2.7–3.6 V) |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet MAC + EDMAC | Hardware-accelerated frame handling with 2 KB TX/RX FIFOs reduces CPU load by >70% vs software stack |
| USB 2.0 Host/Function/OTG | Single-port dual-role controller with 2 KB on-chip RAM buffer eliminates external memory requirement |
| IEC60730 Safety Support | Integrated oscillation-stop detection, CRC engine, IWDT, and A/D self-diagnostic enable Class B certification |
| Flexible Clock System | Independent programmable dividers for ICLK/PCLK/FCLK/BCLK allow optimal peripheral timing without CPU throttling |
| Memory Protection Unit (MPU) | Configurable region-based access control prevents unintended code/data corruption in multitask environments |
| Low-Power Modes | Four modes (Sleep, All-module Stop, Software Standby, Deep Software Standby) achieve ≤500 μA/MHz active power |
Applications
| Industrial Ethernet Gateway | Secure PLC Communication Module |
|---|---|
|
Use Scenario: Edge gateway aggregating Modbus TCP, EtherNet/IP, and PROFINET traffic between field devices and cloud SCADA systems. IC Role / Device Role / Timing Role: Primary MCU executing protocol stacks, managing Ethernet/USB/CAN interfaces, and performing real-time packet routing. Use Value: Integrated Ethernet MAC + EDMAC offloads TCP/IP processing; 1.5 MB flash stores multiple protocol stacks and firmware images. |
Use Scenario: Safety-critical PLC module requiring encrypted firmware updates and runtime integrity verification. IC Role / Device Role / Timing Role: Secure boot controller with AES-256 decryption, CRC validation, and watchdog supervision of application code. Use Value: On-chip DEU enables authenticated firmware updates; MPU isolates bootloader from application partition. |
| Networked HVAC Controller | Automated Test Equipment (ATE) Interface |
|
Use Scenario: Smart HVAC unit with remote diagnostics, energy metering, and BACnet/IP over Ethernet. IC Role / Device Role / Timing Role: Real-time controller managing temperature sensing (12-bit A/D), fan PWM (MTU2), and network communication. Use Value: 21-channel A/D supports multi-sensor inputs; MTU2 generates precise 3-phase PWM for brushless fans. |
Use Scenario: ATE fixture interfacing with DUTs via USB, CAN, and analog stimulus/response channels. IC Role / Device Role / Timing Role: High-precision timing hub synchronizing USB host commands, CAN message triggers, and A/D sampling. Use Value: 100 MHz core ensures sub-microsecond timestamp resolution; 13× SCI ports enable concurrent serial test protocols. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NEDDFB#V0 | 2 MB flash, same 128 KB SRAM, identical package and peripherals | Requires larger firmware image storage; no change to I/O or timing behavior | Select when firmware exceeds 1.5 MB or future-proofing for feature expansion is needed |
| R5F563NKDDFB#V0 | 2 MB flash, 192 KB SRAM, same package and peripherals | Higher RAM capacity supports complex protocol stacks or real-time OS with large heap | Choose when running FreeRTOS with multiple tasks or buffering large Ethernet frames |
Compared with R5F563NDDDFB#V0, R5F563NEDDFB#V0 offers +512 KB flash for extended firmware while maintaining identical I/O and timing; R5F563NKDDFB#V0 adds +64 KB SRAM for memory-intensive networking stacks-both retain full pin and peripheral compatibility.
Availability
R5F563NDDDFB#V0 is available at Aetrix Electronics and suitable for industrial gateways, secure PLC modules, networked HVAC controllers, and automated test equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for R5F563NDDDFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX63N Group is designed for industrial networking applications demanding integrated Ethernet, real-time performance, functional safety (IEC60730), and secure firmware execution-targeting gateways, PLCs, and edge controllers.
FAQ
What is the maximum operating frequency and core architecture of the R5F563NDDDFB#V0?
The R5F563NDDDFB#V0 operates at a maximum frequency of 100 MHz using the 32-bit RX CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions. It delivers 165 DMIPS performance and includes a single-precision IEEE-754 floating-point unit. This architecture enables deterministic real-time execution required for industrial Ethernet and CAN applications.
Does the R5F563NDDDFB#V0 include an integrated Ethernet MAC, and what standards does it support?
Yes, the R5F563NDDDFB#V0 includes a fully integrated IEEE 802.3-compliant Ethernet MAC supporting both 10 Mbps and 100 Mbps operation in full- and half-duplex modes. It implements MII (Media Independent Interface) and RMII (Reduced MII) as defined in IEEE 802.3u, and supports flow control per IEEE 802.3x and Magic Packet™ wake-on-LAN functionality.
What memory resources are available on the R5F563NDDDFB#V0?
The R5F563NDDDFB#V0 provides 1.5 MB of on-chip flash memory with zero-wait-state access at 100 MHz, 128 KB of on-chip SRAM also with zero-wait-state operation, and 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. These resources support complex protocol stacks, real-time OS operation, and secure firmware update storage.
Which communication interfaces are integrated into the R5F563NDDDFB#V0?
The R5F563NDDDFB#V0 integrates Ethernet MAC, full-speed USB 2.0 host/function/OTG, three CAN 2.0B modules (32 mailboxes each), 13 serial communications interfaces (SCI) with flexible modes (asynchronous, SPI, I²C, LIN), four I²C bus interfaces (one FM+), three RSPI channels, one IEBus channel, and a parallel data capture unit (PDC).
Is the R5F563NDDDFB#V0 suitable for IEC60730 Class B safety-certified applications?
Yes, the R5F563NDDDFB#V0 includes dedicated hardware features for IEC60730 compliance: oscillation-stoppage detection, frequency measurement circuitry, CRC calculator with three polynomials, independent watchdog timer (IWDT), and self-diagnostic function for the A/D converter. These capabilities support Class B certification in household and industrial appliances.
R5F563NDDDFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NDDDFB#V0 FAQ
1.How can I place an order for R5F563NDDDFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NDDDFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NDDDFB#V0 reliable?
The price and inventory of R5F563NDDDFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NDDDFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F563NDDDFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NDDDFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NDDDFB#V0?
R5F563NDDDFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NDDDFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NDDDFB#V0?
For technical support, including R5F563NDDDFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NDDDFB#V0 requirements.
6.How does Aetrix verify that R5F563NDDDFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563NDDDFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NDDDFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F563NDDDFB#V0?
All R5F563NDDDFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NDDDFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NDDDFB#V0 part is unused and in its original packaging.
Return procedure for R5F563NDDDFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NDDDFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

