Renesas R5F563NDDDFC#V0
- Part No.:
- R5F563NDDDFC#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
R5F563NDDDFC#V0.pdf
- Description:
- IC MCU 32BIT 1.5MB FLSH 176LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,640
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NDDDFC#V0 from Renesas is a 100 MHz 32-bit RX63N Group microcontroller with integrated Ethernet MAC, single-precision IEEE-754 FPU, 1.5 MB on-chip flash, 128 KB SRAM, and 32 KB data flash. It operates from a 2.7–3.6 V supply, supports -40 to +85°C, and delivers 165 DMIPS for industrial networking and real-time control applications.
For engineers reviewing the R5F563NDDDFC#V0 datasheet, R5F563NDDDFC#V0 pinout, R5F563NDDDFC#V0 application, or R5F563NDDDFC#V0 equivalent, key selection criteria include Ethernet MAC support (MII/RMII), USB 2.0 host/function/OTG capability, three CAN channels, 21-channel 12-bit A/D converter, and hardware AES encryption via DEU.
Technical Context
The R5F563NDDDFC#V0 implements the 32-bit RX CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions-enabling ultra-compact code and fast interrupt response. It integrates dedicated peripherals including an Ethernet controller (ETHERC) with EDMAC DMA, USB 2.0 host/function module (USBa), and three independent CAN modules compliant with ISO11898-1.
Its memory subsystem includes no-wait-state 100 MHz flash (1.5 MB), 128 KB SRAM, and 32 KB reprogrammable data flash supporting background operations. Clock management features PLL, HOCO/LOCO oscillators, and independent clock domains (ICLK/PCLK/FCLK/BCLK) enabling precise power/performance tuning across subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC core, 100 MHz max, 165 DMIPS - enables deterministic real-time execution in embedded control and protocol stacks. |
| Flash Memory | 1.5 MB on-chip flash, 100 MHz no-wait access - supports large firmware images and fast code execution without external memory latency. |
| SRAM | 128 KB on-chip SRAM, no-wait access - sufficient for real-time buffers, TCP/IP stack, and multi-threaded RTOS operation. |
| Ethernet Interface | IEEE 802.3-compliant MAC with MII/RMII, 10/100 Mbps full/half-duplex - enables direct wired network connectivity without external PHY dependency. |
| A/D Converter | 21-channel 12-bit S12AD, 1.0 µs conversion time at 50 MHz PCLK - suitable for high-speed sensor acquisition in motor control and industrial I/O. |
| Security | Data Encryption Unit (DEU) with AES-128/192/256, ECB/CBC modes - provides hardware-accelerated cipher operations for secure boot and data confidentiality. |
| Operating Temp. | -40°C to +85°C (D version) - qualified for industrial environments including factory automation and building control systems. |
Pinout & Package
Package: PLQP0176KB-A - 176-pin LQFP, 24 × 24 mm, 0.5 mm pitch, RoHS-compliant, surface-mount.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual 2.7–3.6 V supply domains (core/I/O) with decoupling requirements per Renesas layout guidelines. |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal for precise system clock generation; required for Ethernet timing stability. |
| ETH_MDC / ETH_MDIO | Management Data Clock / I/O | IEEE 802.3 MII management interface for PHY register configuration and status monitoring. |
| ETH_RXD0–3 / ETH_TXD0–3 | Ethernet receive/transmit data | MII mode: 4-bit parallel RX/TX paths; RMII mode: shared 2-bit path - selectable via mode pins at reset. |
| USB_VBUS / USB_D+ / USB_D- | USB power detection / differential data | Full-speed USB 2.0 interface with integrated transceiver; VBUS sensing enables host/device role auto-detection. |
| CAN0_TX / CAN0_RX | Channel 0 CAN differential signals | Direct connection to external CAN transceiver; supports ISO11898-1 standard frame and extended frame protocols. |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point unit (FPU) | Single-precision IEEE-754 compliance enables efficient math-intensive tasks like motor vector control and sensor fusion without software emulation overhead. |
| Real-time clock (RTC) | Battery-backed calendar/clock with alarm, periodic, and carry interrupts - supports time-stamped logging and scheduled wake-up from low-power modes. |
| Programmable pulse generator (PPG) | 32-channel pulse output triggered by MTU2/TPU events - simplifies generation of precise PWM waveforms for LED dimming or gate drive timing. |
| Memory protection unit (MPU) | Configurable region-based access control for flash/SRAM - enforces task isolation in RTOS environments and supports IEC60730 functional safety compliance. |
| Independent watchdog timer (IWDT) | Dedicated 14-bit counter driven by 125-kHz LOCO oscillator - ensures reliable system recovery even during main clock failure or software lockup. |
Applications
| Industrial Ethernet Gateway | Smart Building Controller |
|---|---|
Use Scenario: Aggregating Modbus RTU/ASCII field devices and bridging to TCP/IP networks via Ethernet and USB. IC Role / Device Role / Timing Role: Primary MCU executing protocol translation, real-time scheduling, and dual-interface packet routing. Use Value: Integrated ETHERC and USB 2.0 eliminate external PHY/bridge ICs; 1.5 MB flash accommodates multiple protocol stacks and firmware updates. |
Use Scenario: HVAC zone controller with temperature/humidity sensing, actuator control, and BACnet/IP communication. IC Role / Device Role / Timing Role: Real-time sensor acquisition engine with RTC-synchronized logging and Ethernet-triggered alarm reporting. Use Value: 21-channel 12-bit A/D converter interfaces multiple analog sensors; DEU secures remote configuration over IP networks. |
| Programmable Logic Controller (PLC) I/O Module | Energy Monitoring Terminal |
Use Scenario: DIN-rail mounted digital I/O expansion module with CAN bus integration and Ethernet diagnostics. IC Role / Device Role / Timing Role: Deterministic I/O scheduler managing 133 GPIOs, CAN mailbox arbitration, and Ethernet status telemetry. Use Value: 133 general-purpose I/O pins with 5-V tolerance simplify interfacing to legacy industrial sensors; four low-power modes extend uptime in battery-backed units. |
Use Scenario: Three-phase electricity meter with current/voltage sampling, energy calculation, and secure data upload via Ethernet. IC Role / Device Role / Timing Role: High-accuracy measurement processor using synchronized A/D conversion triggers and hardware CRC for data integrity. Use Value: 1.0 µs A/D conversion time at 50 MHz PCLK enables >10 kHz sampling for harmonic analysis; AES encryption protects billing data in transit. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NECDFC#V0 | 2 MB flash, same 128 KB SRAM, identical package and peripheral set. | Requires larger firmware footprint; suitable when bootloader, OTA update partition, or dual-application storage is needed. | Select when future firmware growth or secure dual-bank update capability is required; otherwise R5F563NDDDFC#V0 offers optimal cost/performance balance. |
| R5F563NJDDFC#V0 | 1.5 MB flash, 256 KB SRAM, same peripherals, same package. | Higher RAM enables larger TCP/IP buffers, complex GUI rendering, or multi-protocol concurrency (e.g., simultaneous CAN + Ethernet + USB). | Choose when application demands >128 KB RAM for real-time data buffering or RTOS heap; retains identical pinout and firmware compatibility. |
Compared with R5F563NECDFC#V0 and R5F563NJDDFC#V0, the R5F563NDDDFC#V0 provides the most balanced configuration for cost-sensitive industrial controllers requiring Ethernet, CAN, and moderate memory - avoiding over-provisioned flash or RAM while maintaining full peripheral feature parity.
Availability
R5F563NDDDFC#V0 is available at Aetrix Electronics and suitable for industrial automation, smart building control, and energy monitoring applications requiring stable component supply, long-term lifecycle assurance, and automotive-grade traceability.
Supply support for R5F563NDDDFC#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RX63N Group, including R5F563NDDDFC#V0, was designed for real-time industrial networking applications requiring integrated Ethernet, USB, CAN, and functional safety support - targeting PLCs, HMIs, and gateway devices.
FAQ
What is the maximum operating frequency and core performance of the R5F563NDDDFC#V0?
The R5F563NDDDFC#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS using the 32-bit RX CPU core. Its single-precision IEEE-754 floating-point unit enables efficient computation for motor control algorithms and sensor signal processing without software emulation overhead. The R5F563NDDDFC#V0 achieves this performance with deterministic interrupt latency and ultra-compact code density due to its variable-length instruction set.
Does the R5F563NDDDFC#V0 support Ethernet connectivity, and what interfaces are available?
Yes, the R5F563NDDDFC#V0 integrates a full IEEE 802.3-compliant Ethernet MAC supporting both MII and RMII physical layer interfaces at 10/100 Mbps. It includes dedicated EDMAC DMA channels, 2 KB transmit/receive FIFOs, Magic Packet™ wake-on-LAN detection, and flow control per IEEE 802.3x. The R5F563NDDDFC#V0 requires an external PHY but eliminates the need for a separate Ethernet controller IC.
What are the memory resources available on the R5F563NDDDFC#V0?
The R5F563NDDDFC#V0 includes 1.5 MB of on-chip flash memory with no-wait-state 100 MHz access, 128 KB of zero-wait-state SRAM for code and data, and 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. Background programming/erasing is supported, allowing firmware updates without halting application execution. The R5F563NDDDFC#V0 does not include ROMless or smaller flash variants in this specific part number.
How many analog-to-digital converter channels does the R5F563NDDDFC#V0 provide, and what are their specifications?
The R5F563NDDDFC#V0 integrates a 21-channel 12-bit S12AD converter with 1.0 µs conversion time at 50 MHz PCLK, plus an 8-channel 10-bit AD converter. Both include sample-and-hold circuits, software/external/timer-triggered start modes, and support for temperature sensor measurement. The R5F563NDDDFC#V0's A/D subsystem enables high-fidelity acquisition for motor current sensing, environmental monitoring, and power quality analysis.
Is the R5F563NDDDFC#V0 suitable for functional safety applications such as IEC60730 compliance?
Yes, the R5F563NDDDFC#V0 includes multiple hardware features supporting IEC60730 Class B compliance: oscillation-stoppage detection, hardware CRC calculator, self-diagnostic A/D converter, independent watchdog timer (IWDT) with dedicated LOCO clock, and memory protection unit (MPU). These capabilities allow safe startup verification, runtime monitoring, and fault containment - critical for R5F563NDDDFC#V0 deployments in household appliances and industrial safety-critical subsystems.
R5F563NDDDFC#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NDDDFC#V0 FAQ
1.How can I place an order for R5F563NDDDFC#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NDDDFC#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NDDDFC#V0 reliable?
The price and inventory of R5F563NDDDFC#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NDDDFC#V0 is usually 5 days.
3.What payment methods are accepted for R5F563NDDDFC#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NDDDFC#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NDDDFC#V0?
R5F563NDDDFC#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NDDDFC#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NDDDFC#V0?
For technical support, including R5F563NDDDFC#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NDDDFC#V0 requirements.
6.How does Aetrix verify that R5F563NDDDFC#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563NDDDFC#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NDDDFC#V0 meets industry standards.
7.What is the process for return or replacement of R5F563NDDDFC#V0?
All R5F563NDDDFC#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NDDDFC#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NDDDFC#V0 part is unused and in its original packaging.
Return procedure for R5F563NDDDFC#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NDDDFC#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

