Renesas R5F563NFHDFB#V0
- Part No.:
- R5F563NFHDFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563NFHDFB#V0.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,960
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NFHDFB#V0 from Renesas is a 100 MHz, 32-bit RX63N Group microcontroller with integrated Ethernet MAC (10/100 Mbps), single-precision IEEE-754 FPU, 2 Mbyte on-chip flash, 256 Kbyte SRAM, and 32 Kbyte data flash. It operates from a 2.7–3.6 V supply, supports -40 to +85°C industrial temperature range, and targets networked embedded control in industrial gateways and IoT edge nodes.
For engineers reviewing the R5F563NFHDFB#V0 datasheet, R5F563NFHDFB#V0 pinout, R5F563NFHDFB#V0 application, or R5F563NFHDFB#V0 equivalent, key selection criteria include Ethernet MAC support (vs. RX631), 256 Kbyte SRAM capacity, LQFP-144 package with 111 I/O pins, 12-bit A/D converter (21 channels), and DEU-based AES-128/192/256 encryption for secure firmware updates.
Technical Context
The R5F563NFHDFB#V0 implements the 32-bit RX CPU core with 5-stage CISC Harvard pipeline, supporting 165 DMIPS at 100 MHz and IEEE-754-compliant floating-point arithmetic. Its memory subsystem includes zero-wait-state 100 MHz flash and SRAM, plus background-programmable 32 Kbyte data flash rated for 100,000 erase/write cycles.
Peripheral integration centers on deterministic real-time control and connectivity: dedicated EDMAC for Ethernet offload, three CAN modules (32 mailboxes each), 13 SCI channels with flexible mode selection (asynchronous, SPI, I²C, LIN), and dual 10-bit D/A converters. The device includes MPU, CRC calculator, and IEC60730 safety features including self-diagnostic A/D and oscillation-stop detection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU, 5-stage pipeline |
| Memory | 2 Mbyte flash (no wait states @100 MHz), 256 Kbyte SRAM, 32 Kbyte data flash (100k cycles) |
| Connectivity | Ethernet MAC (10/100 Mbps, MII/RMII), USB 2.0 host/function/OTG, 3× CAN, 4× I²C (1 Mbps), 3× RSPI |
| Analog Peripherals | 21-channel 12-bit A/D (1 µs conversion), 8-channel 10-bit A/D, 2× 10-bit D/A, on-die temperature sensor (±1°C) |
| Security & Safety | AES-128/192/256 (ECB/CBC) via DEU, CRC calculator, MPU, IEC60730-compliant self-test functions |
| Package & Environment | LQFP-144 (PLQP0144KA-A, 20 × 20 mm, 0.5 mm pitch), 111 general-purpose I/O, -40 to +85°C |
| Power & Clock | 2.7–3.6 V operation, four low-power modes, internal 125 kHz LOCO + 50 MHz HOCO, PLL clock synthesis |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 × 20 mm body, 0.5 mm pitch, exposed thermal pad (not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | 12 dedicated VCC/VSS pairs for noise isolation; AVCC0 and VREFH share same 2.7–3.6 V rail |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal; enables precise timing for Ethernet, USB, and RTC |
| ETH_MDC / ETH_MDIO | Ethernet management interface | IEEE 802.3u-compliant MDIO bus for PHY register access and configuration |
| ETH_TXD[3:0] / ETH_RXD[3:0] | Ethernet data lanes | MII interface signals; RMII mode uses subset (TXD0/1, RXD0/1, TX_EN, CRS_DV, REF_CLK) |
| USB_VBUS / USB_ID / USB_DP / USB_DM | USB 2.0 physical interface | Full-speed (12 Mbps) OTG-capable transceiver; VBUS sensing enables host/peripheral role negotiation |
| AD[20:0] / DA[1:0] | Analog input / D/A output | 21 dedicated A/D input pins (AN000–AN020); two 10-bit D/A outputs (DA0, DA1) with VREFH reference |
| IRQ[15:0] | External interrupt inputs | 16 configurable edge-sensitive pins; support wake-up from all low-power modes including deep software standby |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet MAC + EDMAC | Dedicated hardware DMA engine reduces CPU load by >70% during packet processing; 2 KB Tx/Rx FIFOs enable burst transfers |
| Flexible SCI peripherals | 13 channels supporting asynchronous, clock-synchronous, smart-card, simplified SPI/I²C, and LIN protocols - eliminates need for external protocol translators |
| Real-time timer system | MTU2 (6-channel), TPU (12-channel), and CMT (4-channel) provide synchronized PWM, input capture, phase counting, and trigger generation for A/D conversion |
| Data encryption unit (DEU) | Hardware-accelerated AES encryption/decryption at up to 100 Mbps throughput; supports ECB/CBC modes with 128/192/256-bit keys |
| Battery-backed RTC | Independent subclock domain enables calendar/timekeeping during deep software standby; time-capture on external event pins supports precise timestamping |
Applications
| Industrial Ethernet Gateway | Secure IoT Edge Node |
|---|---|
Use Scenario: Protocol translation between Modbus TCP and fieldbus networks (CAN, RS-485) in factory automation. IC Role / Device Role / Timing Role: Central controller executing real-time task scheduling, Ethernet frame handling, and multi-protocol serial bridging. Use Value: Integrated Ethernet MAC + 3× CAN + 13× SCI eliminates external PHY and bridge ICs; 256 Kbyte SRAM buffers concurrent protocol stacks. |
Use Scenario: Remote sensor aggregation with encrypted OTA firmware updates in smart metering infrastructure. IC Role / Device Role / Timing Role: Secure host managing TLS handshakes, AES-encrypted payload decryption, and signed firmware validation. Use Value: On-chip DEU accelerates AES operations without compromising real-time sensor sampling; 32 Kbyte data flash stores cryptographic keys and update metadata. |
| Human-Machine Interface (HMI) | Networked Motor Control |
Use Scenario: Touch-enabled display panel with local logic for button debouncing, LED dimming, and USB-CDC communication to PC. IC Role / Device Role / Timing Role: Graphics-adjacent controller driving parallel LCD interface (via PDC), managing capacitive touch scan, and handling USB HID/CDC. Use Value: PDC unit captures parallel image data directly to RAM; dual 10-bit D/A outputs drive analog gauges; USB OTG enables field reconfiguration. |
Use Scenario: Closed-loop servo drive with position feedback, current sensing, and EtherCAT slave functionality. IC Role / Device Role / Timing Role: Real-time motion controller generating synchronized PWM waveforms, capturing encoder pulses, and servicing EtherCAT mailbox communication. Use Value: MTU2/TPU timers deliver <1 µs PWM dead-time control; 12-bit A/D samples current sensors at 1 MSPS; Ethernet MAC supports real-time EtherCAT frame processing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NEDDFB#V0 | Same package (LQFP-144), same 2 Mbyte flash, but only 128 Kbyte SRAM vs. 256 Kbyte | Lower memory headroom for multi-protocol stacks or large OTA update buffers | Select when application code + data footprint fits within 128 Kbyte SRAM and cost optimization is prioritized |
| R5F563NJHDFB#V0 | Same package, reduced flash (1.5 Mbyte), identical 256 Kbyte SRAM, same peripheral set | Suitable for applications requiring full SRAM bandwidth but less firmware storage (e.g., bootloaders + compact RTOS) | Choose when firmware size is ≤1.5 Mbyte and SRAM-intensive tasks (e.g., network buffering) remain critical |
Compared with R5F563NFHDFB#V0, R5F563NEDDFB#V0 trades 128 Kbyte SRAM for lower BOM cost, while R5F563NJHDFB#V0 retains full SRAM but reduces flash - both maintain identical Ethernet, CAN, and security capabilities for seamless migration within the RX63N family.
Availability
R5F563NFHDFB#V0 is available at Aetrix Electronics and suitable for industrial gateways, secure IoT edge nodes, HMI panels, and networked motor drives requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F563NFHDFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise applications.
The RX63N Group, including R5F563NFHDFB#V0, was designed for high-performance, secure, and networked embedded systems - emphasizing real-time determinism, industrial Ethernet connectivity, and functional safety compliance (IEC60730).
FAQ
What is the maximum operating frequency and CPU performance of the R5F563NFHDFB#V0?
The R5F563NFHDFB#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance using the 32-bit RX CPU core. Its single-precision IEEE-754 floating-point unit enables efficient math-intensive tasks such as motor control algorithms and sensor fusion, while the 5-stage pipeline ensures deterministic instruction execution critical for real-time applications.
Does the R5F563NFHDFB#V0 support Ethernet connectivity, and what interfaces are available?
Yes, the R5F563NFHDFB#V0 integrates a full IEEE 802.3-compliant Ethernet MAC supporting both 10 and 100 Mbps operation in full- and half-duplex modes. It provides MII and RMII physical layer interfaces, along with dedicated EDMAC hardware for descriptor-based DMA transfers - enabling low-CPU-overhead packet handling essential for industrial networking applications using R5F563NFHDFB#V0.
How much on-chip memory does the R5F563NFHDFB#V0 include, and what are its characteristics?
The R5F563NFHDFB#V0 includes 2 Mbyte of on-chip flash memory (zero wait states at 100 MHz), 256 Kbyte of SRAM (also zero wait states), and 32 Kbyte of reprogrammable data flash rated for 100,000 erase/write cycles. This memory architecture supports robust firmware storage, real-time data buffering, and non-volatile parameter retention - all critical for reliable operation of R5F563NFHDFB#V0 in unattended industrial deployments.
What analog peripherals are integrated into the R5F563NFHDFB#V0?
The R5F563NFHDFB#V0 integrates a 21-channel 12-bit A/D converter with 1 µs conversion time, an 8-channel 10-bit A/D converter, two 10-bit D/A converters, and an on-die temperature sensor accurate to ±1°C. These peripherals support simultaneous sampling, hardware-triggered conversions via timers, and sample-and-hold circuitry - making R5F563NFHDFB#V0 suitable for precision analog monitoring and closed-loop control applications.
Is the R5F563NFHDFB#V0 suitable for safety-critical applications, and what certifications does it support?
Yes, the R5F563NFHDFB#V0 includes multiple IEC60730 Class B compliance features: oscillation-stop detection, hardware CRC calculation, independent watchdog timer (IWDT), self-diagnostic A/D converter test, and memory protection unit (MPU). These capabilities enable certified functional safety implementations in appliances, industrial controls, and medical auxiliary systems where R5F563NFHDFB#V0 serves as the primary control MCU.
R5F563NFHDFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NFHDFB#V0 FAQ
1.How can I place an order for R5F563NFHDFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NFHDFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NFHDFB#V0 reliable?
The price and inventory of R5F563NFHDFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NFHDFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F563NFHDFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NFHDFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NFHDFB#V0?
R5F563NFHDFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NFHDFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NFHDFB#V0?
For technical support, including R5F563NFHDFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NFHDFB#V0 requirements.
6.How does Aetrix verify that R5F563NFHDFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563NFHDFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NFHDFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F563NFHDFB#V0?
All R5F563NFHDFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NFHDFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NFHDFB#V0 part is unused and in its original packaging.
Return procedure for R5F563NFHDFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NFHDFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

