Renesas R5F563NFHDFP#V0
- Part No.:
- R5F563NFHDFP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- -
- Datasheet:
-
R5F563NFHDFP#V0.pdf
- Description:
- MICROCONTROLLER 32BIT NON-ARM
- Quantity:
- Payment:

- Shipping:

Inventory:3,305
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NFHDFP#V0 from Renesas is a 100 MHz, 32-bit RX CPU-based microcontroller in the RX63N Group featuring integrated Ethernet MAC (10/100 Mbps), full-speed USB 2.0 host/function/OTG, three CAN channels, 2 MB on-chip flash, 256 KB SRAM, 32 KB data flash, 12-bit and 10-bit A/D converters (21 + 8 channels), dual 10-bit D/A, real-time clock with battery backup, AES encryption (DEU), and IEEE 802.3-compliant networking for industrial gateway applications.
For engineers reviewing the R5F563NFHDFP#V0 datasheet, R5F563NFHDFP#V0 pinout, R5F563NFHDFP#V0 application, or R5F563NFHDFP#V0 equivalent, this MCU delivers deterministic real-time control with hardware-accelerated crypto, Ethernet connectivity, and IEC60730 safety support - critical for networked embedded systems requiring secure, time-sensitive communication and mixed-signal processing.
Technical Context
The R5F563NFHDFP#V0 implements the 32-bit RXv1 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions, achieving 165 DMIPS at 100 MHz while supporting IEEE-754 single-precision floating-point and DSP multiply-accumulate operations. It integrates dedicated peripherals including an Ethernet controller with MII/RMII interface, EDMAC for descriptor-based DMA offload, and a USB 2.0 module with dual-port capability (host + function/OTG).
Its memory subsystem includes zero-wait-state 100 MHz flash (2 MB), 256 KB SRAM, and 32 KB reprogrammable data flash (100,000 erase/write cycles), all accessible via a 32-bit external bus interface with eight CS areas and SDRAM support. Clock management features PLL, LOCO/HOCO oscillators, and independent IWDT with dedicated 125-kHz oscillator.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard core with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK), enabling real-time deterministic execution |
| Flash Memory | 2 MB on-chip flash, zero-wait-state operation at 100 MHz for deterministic code fetch |
| SRAM | 256 KB on-chip SRAM, zero-wait-state access for high-speed data buffering and stack |
| Ethernet Interface | IEEE 802.3-compliant MAC with MII/RMII support, 10/100 Mbps full/half-duplex |
| A/D Converters | 21-channel 12-bit S12AD + 8-channel 10-bit AD, 1.0 µs conversion time @ 50 MHz PCLK |
| USB Support | Full-speed USB 2.0 host/function/OTG with integrated transceiver and 2 KB buffer RAM |
| Operating Temperature | -40°C to +85°C (D version), suitable for industrial ambient environments |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 × 14 mm, 0.5-mm pitch, RoHS-compliant, surface-mount.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual 2.7–3.6 V domains (core/I/O); decoupling required per Renesas layout guidelines |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal for precise system timing and Ethernet clock derivation |
| ETH_MDC / ETH_MDIO | Management Data Clock / I/O | IEEE 802.3 MII/RMII PHY management interface for auto-negotiation and status readback |
| ETH_TXD[3:0] / ETH_RXD[3:0] | Ethernet transmit/receive data | 4-bit nibble-mode RMII interface; supports 10/100 Mbps with integrated MAC and EDMAC |
| USB_DP / USB_DM | USB 2.0 differential data pair | Full-speed (12 Mbps) signaling; internal transceiver eliminates need for external PHY |
| AN000–AN020 | Analog input channels | 21 dedicated pins for 12-bit A/D; shared with GPIO but require analog input configuration |
| DA0 / DA1 | Digital-to-analog outputs | Two independent 10-bit voltage-output DACs, referenced to VREFH (2.7–3.6 V) |
| IRQ0–IRQ15 | External interrupt inputs | 16 configurable edge-triggered pins for fast asynchronous event handling and wake-up |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet MAC + EDMAC | Hardware-accelerated frame transmission/reception with 2 KB TX/RX FIFOs reduces CPU load by >70% vs. software polling |
| USB 2.0 Host/Function/OTG | Single-chip dual-role USB support enables field-upgradable firmware and peripheral attachment without external hub |
| AES Encryption Engine (DEU) | Hardware AES-128/192/256 in ECB/CBC modes accelerates secure boot and OTA update verification by 100× vs. software |
| IEC60730 Safety Support | Integrated CRC calculator, oscillation-stop detection, self-diagnostic A/D, and IWDT meet Class B functional safety requirements |
| Real-Time Clock with Battery Backup | RTC retains calendar/time across main power loss using VBATT (2.3–3.6 V), enabling timestamping in deep standby |
| Flexible Clock System | Multiple clock sources (PLL, HOCO, LOCO, subclock) with independent division/multiplication per domain (ICLK/PCLK/FCLK/BCLK) |
Applications
| Industrial Ethernet Gateway | Secure IoT Edge Controller |
|---|---|
|
Use Scenario: Aggregating Modbus TCP, CANopen, and serial sensor data into unified Ethernet packets for cloud upload. IC Role / Device Role / Timing Role: Primary application processor with integrated Ethernet MAC, CAN controllers, and multi-protocol UART/SCI interfaces. Use Value: Eliminates external PHY and protocol bridge ICs; 2 MB flash stores dual-application images for fail-safe OTA updates. |
Use Scenario: Local decision-making node in smart building HVAC systems with encrypted sensor telemetry and remote firmware validation. IC Role / Device Role / Timing Role: Real-time controller with AES-256 crypto engine, RTC timestamping, and 12-bit A/D for temperature/humidity monitoring. Use Value: Hardware DEU enables <10 ms signature verification; battery-backed RTC ensures accurate event logging during brownouts. |
| Programmable Logic Controller (PLC) I/O Module | Medical Diagnostic Instrument Controller |
|
Use Scenario: Compact DIN-rail PLC module with digital I/O expansion, analog sensor conditioning, and EtherCAT slave compatibility. IC Role / Device Role / Timing Role: Deterministic real-time controller with MTU2/TPU timers for PWM motor control and precise I/O scan timing. Use Value: 165 DMIPS + zero-wait flash ensures sub-100 µs I/O cycle times; 256 KB SRAM buffers large process data tables. |
Use Scenario: Portable ultrasound device requiring low-noise analog front-end control, real-time image preprocessing, and HIPAA-compliant data export. IC Role / Device Role / Timing Role: Mixed-signal controller managing 12-bit A/D sampling, DAC waveform generation, USB mass storage export, and AES-encrypted DICOM export. Use Value: Integrated 21-channel A/D + dual 10-bit DAC replaces discrete signal chain; USB OTG enables direct DICOM transfer to PACS workstations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NEDDFP#V0 | Same package (PLQP0100KB-A), same 2 MB flash and 256 KB SRAM, but lacks Ethernet MAC and USB OTG functionality | Suitable for cost-sensitive non-networked control applications where Ethernet/USB are unnecessary | Select when Ethernet and USB host/OTG are not required; lower BOM cost and reduced layout complexity |
| R5F566NHDFP#V0 (RX66N) | Successor family with 160 MHz CPU, enhanced security (TRNG, secure boot ROM), larger memory, and improved Ethernet (TSN-ready) | Targeted at next-gen industrial automation requiring higher throughput, advanced security, and time-sensitive networking | Choose for new designs needing future-proof performance, certified security, and TSN readiness; not drop-in compatible |
Compared with R5F563NEDDFP#V0, the R5F563NFHDFP#V0 adds essential Ethernet and USB OTG for networked edge devices; versus R5F566NHDFP#V0, it offers proven maturity and lower cost for established industrial protocols without requiring TSN or enhanced crypto.
Availability
R5F563NFHDFP#V0 is available at Aetrix Electronics and suitable for industrial gateways, secure IoT edge nodes, programmable logic controllers, medical diagnostic instruments, and networked building automation systems requiring stable component supply and long-term manufacturability.
Supply support for R5F563NFHDFP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX63N Group, including R5F563NFHDFP#V0, was designed for high-integrity industrial networking applications demanding integrated Ethernet, real-time determinism, functional safety, and hardware crypto acceleration.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563NFHDFP#V0?
The R5F563NFHDFP#V0 operates at a maximum system clock frequency of 100 MHz and delivers 165 DMIPS using the 32-bit RXv1 CPU core. Its 5-stage pipeline, variable-length instruction set, and hardware floating-point unit enable deterministic real-time execution critical for industrial control loops and protocol stacks.
Does the R5F563NFHDFP#V0 include an integrated Ethernet MAC, and what interface standards does it support?
Yes, the R5F563NFHDFP#V0 includes a fully integrated IEEE 802.3-compliant Ethernet MAC supporting both MII and RMII physical layer interfaces at 10/100 Mbps full- and half-duplex. It also integrates the EDMAC controller for descriptor-based DMA offload, reducing CPU overhead during packet processing.
What memory resources are available on the R5F563NFHDFP#V0?
The R5F563NFHDFP#V0 provides 2 MB of on-chip flash memory (zero-wait-state at 100 MHz), 256 KB of on-chip SRAM, and 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. All memory is accessible via a 32-bit external bus interface with eight chip-select areas.
How many analog-to-digital and digital-to-analog converter channels does the R5F563NFHDFP#V0 support?
The R5F563NFHDFP#V0 integrates one 12-bit A/D converter with up to 21 input channels (S12AD) and one 10-bit A/D converter with up to 8 input channels (ADb), both capable of 1.0 µs conversion time at 50 MHz PCLK. It also includes two independent 10-bit D/A converters (DAa) for analog output generation.
Is the R5F563NFHDFP#V0 suitable for applications requiring functional safety certification such as IEC60730?
Yes, the R5F563NFHDFP#V0 includes multiple hardware features for IEC60730 Class B compliance: oscillation-stop detection, built-in CRC calculator, self-diagnostic A/D converter, independent watchdog timer (IWDT) with dedicated oscillator, and memory protection unit (MPU) - all documented in Renesas' safety manual R01UL0022EJ0100.
R5F563NFHDFP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- -
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- -
- Core Size:
- -
- Speed:
- -
- Connectivity:
- -
- Peripherals:
- -
- Number of I/O:
- -
- Program Memory Size:
- -
- Program Memory Type:
- -
- EEPROM Size:
- -
- RAM Size:
- -
- Voltage - Supply (Vcc/Vdd):
- -
- Data Converters:
- -
- Oscillator Type:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
R5F563NFHDFP#V0 FAQ
1.How can I place an order for R5F563NFHDFP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NFHDFP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NFHDFP#V0 reliable?
The price and inventory of R5F563NFHDFP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NFHDFP#V0 is usually 5 days.
3.What payment methods are accepted for R5F563NFHDFP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NFHDFP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NFHDFP#V0?
R5F563NFHDFP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NFHDFP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NFHDFP#V0?
For technical support, including R5F563NFHDFP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NFHDFP#V0 requirements.
6.How does Aetrix verify that R5F563NFHDFP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563NFHDFP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NFHDFP#V0 meets industry standards.
7.What is the process for return or replacement of R5F563NFHDFP#V0?
All R5F563NFHDFP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NFHDFP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NFHDFP#V0 part is unused and in its original packaging.
Return procedure for R5F563NFHDFP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NFHDFP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

