Renesas R5F563NFHGFC#V0
- Part No.:
- R5F563NFHGFC#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
R5F563NFHGFC#V0.pdf
- Description:
- 32BIT MCU RX63N 2M LQFP176 -40/+
- Quantity:
- Payment:

- Shipping:

Inventory:3,378
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NFHGFC#V0 from Renesas is a 100-MHz 32-bit RX63N Group microcontroller with integrated Ethernet MAC, single-precision IEEE-754 FPU, 2-Mbyte flash, 256-Kbyte SRAM, and 32-Kbyte data flash. It features 134 general-purpose I/O pins (18 with 5-V tolerance), USB 2.0 host/function/OTG, three CAN channels, and hardware AES encryption. Used in industrial gateways requiring deterministic real-time control and network connectivity.
For engineers reviewing the R5F563NFHGFC#V0 datasheet, R5F563NFHGFC#V0 pinout, R5F563NFHGFC#V0 application, or R5F563NFHGFC#V0 equivalent, key selection criteria include Ethernet MAC support, 100-MHz operation with 165 DMIPS, on-chip FPU for floating-point math, 2-Mbyte flash with no wait states, and industrial temperature range (-40°C to +85°C).
Technical Context
The R5F563NFHGFC#V0 implements the 32-bit RX CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code. It integrates dedicated DMA controllers-including EXDMAC for TFT LCD transfer and EDMAC for Ethernet-plus DTC for peripheral-triggered transfers without CPU intervention.
Its clock system supports external crystal (4–16 MHz) or internal PLL, with independent frequency division for ICLK (up to 100 MHz), PCLK (up to 50 MHz), FCLK (up to 50 MHz), and BCLK (up to 50 MHz). The MCU includes MPU, JTAG/FINE debug interfaces, and IEC60730-compliant safety functions like CRC, oscillation-stop detection, and A/D self-diagnostic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC core with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz - enables real-time deterministic execution of complex control algorithms |
| Flash Memory | 2 Mbytes - supports large firmware images and field-upgradable applications without external storage |
| SRAM | 256 Kbytes - sufficient for real-time buffering, protocol stacks, and multi-threaded RTOS operation |
| Ethernet Interface | IEEE 802.3 10/100 Mbps MAC with MII/RMII - enables embedded networking without external PHY dependency |
| A/D Converter | 21-channel 12-bit S12AD + 8-channel 10-bit AD - supports high-resolution sensor acquisition with 1.0 μs conversion time |
| Security | Hardware AES-128/192/256 (ECB/CBC) via DEU - offloads encryption from CPU for secure firmware updates and data transmission |
Pinout & Package
Package: PLQP0176KB-A (176-pin LQFP, 24 × 24 mm, 0.5-mm pitch). RoHS-compliant, lead-free, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual 2.7–3.6 V domains for core/peripherals; decoupling required per Renesas layout guidelines |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal for precise system timing and Ethernet clock derivation |
| ETH_MDC / ETH_MDIO | Management Data Clock / I/O | IEEE 802.3 standard interface for PHY register configuration and status monitoring |
| ETH_TXD0–3 / ETH_RXD0–3 | Ethernet transmit/receive data | MII mode: 4-bit parallel TX/RX paths; RMII mode uses subset with shared REF_CLK |
| USB_VBUS / USB_DP / USB_DM | USB power detect / differential data | Full-speed USB 2.0 host/function/OTG with integrated transceiver and 2-Kbyte on-chip RAM buffer |
| CAN0_TX / CAN0_RX | Channel 0 CAN bus signals | ISO 11898-1 compliant; 32-mailbox FIFO supports prioritized message handling in automotive/industrial networks |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet MAC + EDMAC | Dedicated descriptor-based DMA engine reduces CPU load by >70% during sustained 100-Mbps packet throughput |
| Floating-Point Unit | IEEE-754 single-precision compliance enables direct use of C math libraries without software emulation overhead |
| Real-Time Clock with Battery Backup | Operates from VBATT (2.0–3.6 V) during main power loss; retains calendar/time across deep software standby modes |
| IEC60730 Safety Support | Integrated CRC calculator, IWDT, oscillation-stop detection, and A/D self-test meet Class B functional safety requirements |
| Flexible Clock Architecture | Independent programmable dividers for ICLK, PCLK, FCLK, and BCLK allow optimal power/performance trade-offs per subsystem |
Applications
| Industrial Ethernet Gateway | Smart Energy Metering Hub |
|---|---|
Use Scenario: Aggregating Modbus TCP, BACnet/IP, and PROFINET edge devices into cloud-connected SCADA systems. IC Role / Device Role / Timing Role: Primary application processor executing protocol stacks, managing Ethernet/USB/CAN interfaces, and performing real-time scheduling. Use Value: Integrated 100-Mbps Ethernet MAC eliminates external PHY, reducing BOM cost and PCB area while maintaining deterministic latency under 100-μs interrupt response. | Use Scenario: Multi-tariff electricity meter with remote firmware update, tamper detection, and secure data logging via cellular backhaul. IC Role / Device Role / Timing Role: Secure host controller managing metrology ADC, AES-encrypted flash writes, RTC-corrected timestamping, and USB/RS485 communication. Use Value: Hardware AES engine enables OTA updates with authenticated signatures; 256-Kbyte SRAM buffers 30+ days of interval data before upload. |
| Programmable Logic Controller (PLC) Base Unit | Building Automation Controller |
Use Scenario: DIN-rail mounted PLC executing ladder logic, motion control, and HMI rendering over Ethernet/IP. IC Role / Device Role / Timing Role: Real-time deterministic controller with MTU2/TPU timers for PWM motor drive, CAN for I/O expansion, and Ethernet for supervisory control. Use Value: 16-bit MTU2 with phase-counting mode directly interfaces quadrature encoders; 2-Mbyte flash stores multiple firmware versions for safe rollback. | Use Scenario: HVAC controller coordinating chillers, VAV boxes, and fire alarm integration via BACnet MS/TP and Ethernet. IC Role / Device Role / Timing Role: Central coordinator running BACnet stack, reading 12-bit temperature/humidity sensors, and generating analog outputs via 10-bit DAC. Use Value: 21-channel 12-bit S12AD supports simultaneous sampling of 8 thermistors and 4 pressure transducers with <1.0 μs/channel resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NEDDFC | Same package (PLQP0176KB-A), same 2-Mbyte flash and 256-Kbyte SRAM, but lacks Ethernet MAC and USB OTG functionality | Suitable for non-networked control applications where CAN/SCI/USB device-only operation suffices | Select when Ethernet and full USB host capability are unnecessary to reduce software complexity and certification scope |
| R5F563NJHDFC | Same package and Ethernet support, but reduced flash (1.5 Mbytes) and identical 256-Kbyte SRAM | Appropriate for cost-sensitive gateway designs with smaller protocol stacks or compressed firmware images | Choose when firmware footprint is ≤1.4 Mbytes and full 2-Mbyte capacity is not required for future feature expansion |
Compared with R5F563NFHGFC#V0, R5F563NEDDFC removes Ethernet and OTG but retains CAN/USB device, simplifying design for isolated control; R5F563NJHDFC trades 512 Kbytes flash for lower unit cost while preserving all connectivity and performance specs.
Availability
R5F563NFHGFC#V0 is available at Aetrix Electronics and suitable for industrial gateways, smart energy meters, PLC base units, and building automation controllers requiring stable component supply across extended product lifecycles.
Supply support for R5F563NFHGFC#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX63N Group targets industrial automation and networked embedded systems, delivering high-performance real-time control with integrated Ethernet, USB, CAN, and functional safety features in a single chip.
FAQ
What is the maximum operating frequency and DMIPS rating of the R5F563NFHGFC#V0?
The R5F563NFHGFC#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS performance. This is achieved using the 32-bit RX CPU core with 5-stage pipeline and variable-length instruction set. The R5F563NFHGFC#V0 maintains this performance across its full industrial temperature range (-40°C to +85°C) with no wait-state flash access.
Does the R5F563NFHGFC#V0 include an Ethernet MAC, and what physical layer interfaces does it support?
Yes, the R5F563NFHGFC#V0 includes a full IEEE 802.3-compliant Ethernet MAC supporting both 10 Mbps and 100 Mbps operation in full- and half-duplex modes. It supports MII and RMII physical layer interfaces, allowing flexible PHY selection. The R5F563NFHGFC#V0 also integrates a dedicated EDMAC for descriptor-based packet processing to minimize CPU overhead.
What memory resources are integrated into the R5F563NFHGFC#V0?
The R5F563NFHGFC#V0 integrates 2 Mbytes of on-chip flash memory (no wait states at 100 MHz), 256 Kbytes of SRAM, and 32 Kbytes of reprogrammable data flash rated for 100,000 erase/write cycles. All memory blocks operate without wait states, ensuring deterministic timing for real-time applications. The R5F563NFHGFC#V0 supports both on-board and off-board programming methods.
Which communication peripherals are available on the R5F563NFHGFC#V0?
The R5F563NFHGFC#V0 provides Ethernet MAC, USB 2.0 host/function/OTG, three CAN 2.0B modules (32 mailboxes each), up to 13 SCI channels, four I²C interfaces (one FM+), three RSPI ports, one IEBus channel, and a parallel data capture unit. These interfaces enable comprehensive connectivity for industrial protocols including Modbus TCP, CANopen, and BACnet/IP. The R5F563NFHGFC#V0 supports simultaneous operation of multiple interfaces without resource conflict.
Is the R5F563NFHGFC#V0 qualified for industrial temperature operation?
Yes, the R5F563NFHGFC#V0 is rated for industrial temperature operation from -40°C to +85°C (D version). It includes features essential for harsh environments: 5-V tolerant I/O pins (18 total), RTC battery backup support (VBATT = 2.0–3.6 V), and IEC60730-compliant safety mechanisms including CRC calculation, oscillation-stop detection, and A/D converter self-diagnostic. The R5F563NFHGFC#V0 meets JEDEC JESD22-A108 reliability standards for extended thermal cycling.
R5F563NFHGFC#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NFHGFC#V0 FAQ
1.How can I place an order for R5F563NFHGFC#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NFHGFC#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NFHGFC#V0 reliable?
The price and inventory of R5F563NFHGFC#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NFHGFC#V0 is usually 5 days.
3.What payment methods are accepted for R5F563NFHGFC#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NFHGFC#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NFHGFC#V0?
R5F563NFHGFC#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NFHGFC#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NFHGFC#V0?
For technical support, including R5F563NFHGFC#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NFHGFC#V0 requirements.
6.How does Aetrix verify that R5F563NFHGFC#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563NFHGFC#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NFHGFC#V0 meets industry standards.
7.What is the process for return or replacement of R5F563NFHGFC#V0?
All R5F563NFHGFC#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NFHGFC#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NFHGFC#V0 part is unused and in its original packaging.
Return procedure for R5F563NFHGFC#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NFHGFC#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

