My Inquiry
My Account
Renesas R5F563NKDGFB#V0
- Part No.:
- R5F563NKDGFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563NKDGFB#V0.pdf
- Description:
- 32BIT MCU RX63N 2M LQFP144 -40/+
- Quantity:
- Payment:
- Shipping:
Inventory:4,081
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NKDGFB#V0 from Renesas is a 100 MHz 32-bit RXv1 CPU-based microcontroller with integrated Ethernet MAC, full-speed USB 2.0 host/function/OTG, three CAN channels, 2 MB flash, 192 KB SRAM, and 32 KB data flash. It features single-precision IEEE-754 FPU, 165 DMIPS performance, 12-bit/10-bit ADCs (21/8 channels), dual 10-bit DACs, RTC with battery backup, and AES-128/192/256 encryption. Used in industrial gateways requiring deterministic real-time control and networked I/O.
For engineers reviewing the R5F563NKDGFB#V0 datasheet, R5F563NKDGFB#V0 pinout, R5F563NKDGFB#V0 application, or R5F563NKDGFB#V0 equivalent, this page delivers verified specifications, package mapping to PLQP0144KA-A (144-pin LQFP), confirmed Ethernet + USB + CAN integration, and two validated alternative parts for migration planning.
Technical Context
The R5F563NKDGFB#V0 implements the RXv1 core with Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code. It integrates dedicated hardware accelerators including a DMA controller (4 channels), EXDMA (2 channels), DTC, and EDMAC for Ethernet-enabling zero-copy frame handling at 100 Mbps.
Its clock system supports independent domain scaling: ICLK up to 100 MHz for CPU, PCLK up to 50 MHz for peripherals, FCLK/BCLK up to 50 MHz for Flash and external bus. The MCU includes MPU, JTAG/FINE debug interfaces, and IEC60730-compliant safety features such as oscillation-stop detection, CRC calculator, and A/D self-diagnostic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard core with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK), enabling deterministic real-time execution |
| Memory | 2 MB on-chip flash (no wait states @ 100 MHz), 192 KB SRAM, 32 KB reprogrammable data flash |
| Connectivity | Ethernet MAC (10/100 Mbps MII/RMII), USB 2.0 full-speed host/function/OTG, 3× CAN (ISO 11898-1), 4× I²C (1 Mbps), 13× SCI, 3× RSPI |
| Analog Peripherals | 21-channel 12-bit ADC (1 µs conversion), 8-channel 10-bit ADC, 2× 10-bit DAC, on-die temperature sensor (±1°C) |
| Security & Safety | AES-128/192/256 (ECB/CBC), CRC calculator, MPU, IWDT, oscillation-stop detection, A/D self-diagnostic |
| Package & Temp | PLQP0144KA-A (144-pin LQFP, 20 × 20 mm, 0.5 mm pitch), -40 to +85°C operating range |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 × 20 mm body, 0.5 mm pitch, exposed thermal pad, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual 2.7–3.6 V domains (core/I/O); 133 I/O pins with 5-V tolerance on 18 pins |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal; enables PLL-based 100 MHz system clock |
| ETH_MDC / ETH_MDIO | Ethernet management interface | IEEE 802.3u-compliant MDIO bus for PHY register access and configuration |
| USB_DP / USB_DM | Full-speed USB differential pair | Integrated transceiver supports host/function/OTG without external PHY |
| CAN0_TX / CAN0_RX | Channel 0 CAN transceiver signals | Direct connection to ISO 11898-1-compliant CAN physical layer; 32-mailbox FIFO |
| AD00–AD20 | Analog input channels | 21 dedicated pins for 12-bit ADC; shared with GPIO; support sample-and-hold |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet MAC + EDMAC | Hardware-accelerated descriptor-based DMA offloads CPU; 2 KB TX/RX FIFOs enable sustained 100 Mbps throughput |
| USB 2.0 Host/Function/OTG | Single-port dual-role module with 2 KB on-chip RAM buffer; supports self- and bus-powered modes |
| Triple CAN Interface | Three independent ISO 11898-1 modules, each with 32 mailboxes and programmable acceptance filtering |
| IEC60730 Safety Support | Integrated CRC calculator, oscillation-stop detection, IWDT, and A/D converter self-test for Class B compliance |
| Floating-Point Unit | IEEE-754 single-precision FPU enables efficient math-intensive tasks (e.g., motor control, sensor fusion) |
| Data Encryption Unit (DEU) | AES-128/192/256 encryption/decryption in ECB/CBC modes; key storage isolated from general memory space |
Applications
| Industrial Ethernet Gateway | Programmable Logic Controller (PLC) I/O Module |
|---|---|
|
Use Scenario: Aggregating fieldbus data (CAN, RS485) and forwarding via Ethernet to SCADA systems in factory automation. IC Role / Device Role / Timing Role: Central real-time controller managing concurrent CAN messaging, Ethernet packet assembly, and deterministic I/O scanning. Use Value: Integrated Ethernet MAC + triple CAN eliminates external bridge ICs; 100 MHz CPU ensures sub-millisecond cycle times for 100+ I/O points. |
Use Scenario: Modular PLC backplane node handling analog/digital I/O conditioning, local logic execution, and diagnostics. IC Role / Device Role / Timing Role: Deterministic I/O processor with synchronized ADC sampling, PWM generation, and watchdog supervision. Use Value: On-chip 12-bit ADC (21 ch), dual DAC, and MTU2/TPU timers enable precise analog loop control without external signal chain components. |
| Building Management System (BMS) Controller | Medical Infusion Pump Controller |
|
Use Scenario: HVAC zone controller interfacing with temperature/humidity sensors, valve actuators, and BACnet/IP over Ethernet. IC Role / Device Role / Timing Role: Secure networked edge controller executing PID loops, schedule-based operation, and encrypted remote firmware updates. Use Value: AES encryption + IEC60730 safety features meet BACnet security requirements; RTC with battery backup maintains time across power loss. |
Use Scenario: Safety-critical infusion pump managing flow rate, occlusion detection, alarm generation, and USB-based calibration/logging. IC Role / Device Role / Timing Role: Fail-safe motion and fluid control unit with redundant watchdogs, analog sensing, and human-interface communication. Use Value: Independent watchdog (IWDT) + main WDT + MPU prevent runaway code; 10-bit DAC drives precision current sources for motor control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NKHDFB#V0 | Same package (PLQP0144KA-A), identical 2 MB flash and 192 KB SRAM, but rated for -40 to +105°C (G version) | Required for extended temperature environments (e.g., outdoor enclosures, engine bays) | Select when ambient operating temperature exceeds +85°C; otherwise functionally identical. |
| R5F563NJHDFB#V0 | Same package, 1.5 MB flash, 256 KB SRAM, same peripheral set and speed grade | Suitable where larger RAM buffers are needed for protocol stacks (e.g., TCP/IP, CAN FD gateway) | Choose when application requires >192 KB RAM for multi-protocol concurrency, accepting 0.5 MB less flash. |
Compared with R5F563NKDGFB#V0, R5F563NKHDFB#V0 offers extended temperature range without trade-offs, while R5F563NJHDFB#V0 trades flash capacity for increased RAM-enabling deeper protocol stack buffering at no cost to real-time latency or peripheral functionality.
Availability
R5F563NKDGFB#V0 is available at Aetrix Electronics and suitable for industrial gateways, PLC I/O modules, building management controllers, and medical device subsystems requiring stable component supply, long-term lifecycle assurance, and automotive-grade reliability.
Supply support for R5F563NKDGFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise applications.
The RX63N Group, which includes R5F563NKDGFB#V0, was designed for high-integration industrial control applications demanding Ethernet connectivity, functional safety, and real-time determinism in compact form factors.
FAQ
What is the maximum operating frequency and core architecture of the R5F563NKDGFB#V0?
The R5F563NKDGFB#V0 operates at a maximum frequency of 100 MHz using the 32-bit RXv1 CPU core with Harvard architecture, 5-stage pipeline, and variable-length instruction set. It delivers 165 DMIPS performance and includes a single-precision IEEE-754 floating-point unit. This architecture enables deterministic real-time execution critical for industrial control loops and networked timing applications within the R5F563NKDGFB#V0.
Does the R5F563NKDGFB#V0 include an Ethernet MAC, and what interface standards does it support?
Yes, the R5F563NKDGFB#V0 integrates a full-featured Ethernet MAC supporting both 10 Mbps and 100 Mbps operation in full- and half-duplex modes. It complies with IEEE 802.3 and supports MII (Media Independent Interface) and RMII (Reduced MII) physical layer interfaces. The dedicated EDMAC hardware enables descriptor-based DMA transfers, reducing CPU overhead during high-throughput packet processing in the R5F563NKDGFB#V0.
What are the memory resources available on the R5F563NKDGFB#V0?
The R5F563NKDGFB#V0 includes 2 MB of on-chip flash memory (executed at 100 MHz with zero wait states), 192 KB of SRAM, and 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. The flash supports on-board programming and background operations, while the SRAM is accessible at full speed for both instructions and data. These memory resources are fixed for the R5F563NKDGFB#V0 and optimized for complex protocol stacks and real-time firmware.
Which communication interfaces are integrated into the R5F563NKDGFB#V0?
The R5F563NKDGFB#V0 integrates Ethernet MAC, USB 2.0 full-speed host/function/OTG, three CAN 2.0B modules (each with 32 mailboxes), four I²C interfaces (one FM+ capable up to 1 Mbps), 13 serial communication interfaces (SCI), three RSPI modules, one IEBus channel, and a parallel data capture unit (PDC). This comprehensive peripheral set enables seamless bridging between fieldbuses, networks, and human-machine interfaces in the R5F563NKDGFB#V0.
Is the R5F563NKDGFB#V0 qualified for functional safety standards like IEC60730?
Yes, the R5F563NKDGFB#V0 includes multiple hardware features certified for IEC60730 Class B compliance: oscillation-stop detection, built-in CRC calculator, independent watchdog timer (IWDT), self-diagnostic capability for the A/D converter, and memory protection unit (MPU). These features allow developers to implement robust failure-detection mechanisms required for household and industrial appliances-making the R5F563NKDGFB#V0 suitable for safety-critical firmware designs.
R5F563NKDGFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NKDGFB#V0 FAQ
1.How can I place an order for R5F563NKDGFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NKDGFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NKDGFB#V0 reliable?
The price and inventory of R5F563NKDGFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NKDGFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F563NKDGFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NKDGFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NKDGFB#V0?
R5F563NKDGFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NKDGFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NKDGFB#V0?
For technical support, including R5F563NKDGFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NKDGFB#V0 requirements.
6.How does Aetrix verify that R5F563NKDGFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563NKDGFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NKDGFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F563NKDGFB#V0?
All R5F563NKDGFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NKDGFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NKDGFB#V0 part is unused and in its original packaging.
Return procedure for R5F563NKDGFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NKDGFB#V0 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
