Renesas R5F563NKDGFC#V0
- Part No.:
- R5F563NKDGFC#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
R5F563NKDGFC#V0.pdf
- Description:
- 32BIT MCU RX63N
- Quantity:
- Payment:

- Shipping:

Inventory:1,746
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NKDGFC#V0 from Renesas is a 100 MHz 32-bit RX63N Group microcontroller with integrated Ethernet MAC, single-precision IEEE-754 FPU, 2 MB flash, 192 KB SRAM, and 32 KB data flash. It supports full-speed USB 2.0 host/function/OTG, CAN (3 channels), 12-bit A/D (21 ch), 10-bit D/A (2 ch), RTC, and AES encryption. Used in industrial gateways requiring deterministic real-time control and network connectivity.
For engineers reviewing the R5F563NKDGFC#V0 datasheet, R5F563NKDGFC#V0 pinout, R5F563NKDGFC#V0 application, or R5F563NKDGFC#V0 equivalent, key selection criteria include Ethernet MAC support, 100 MHz operation with 165 DMIPS, 2 MB on-chip flash with no wait states, 192 KB SRAM, and -40°C to +85°C temperature grade in 176-pin LQFP package.
Technical Context
The R5F563NKDGFC#V0 implements the 32-bit RX CPU core with 5-stage CISC Harvard pipeline, supporting variable-length instructions and memory protection unit (MPU). It integrates dedicated hardware accelerators including a 32-bit multiplier (1-cycle execution), divider (2-cycle), and DEU for AES-128/192/256 encryption in ECB/CBC modes.
Its clock system includes PLL-based 100 MHz ICLK, programmable PCLK up to 50 MHz, and independent oscillators (HOCO/LOCO/subclock) enabling precise timing for Ethernet MAC, USB, and RTC. The device features dual DMA controllers (DMAC + EXDMAC) and a dedicated EDMAC for Ethernet frame handling with 2 KB TX/RX FIFOs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RX 32-bit CISC Harvard architecture with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables real-time deterministic execution for industrial control |
| Flash Memory | 2 MB on-chip main flash, 100 MHz zero-wait-state access for fast code execution |
| SRAM | 192 KB on-chip SRAM, no wait states, supports instruction and operand storage plus deep standby backup |
| Ethernet Interface | IEEE 802.3-compliant MAC with MII/RMII support, 10/100 Mbps full/half-duplex operation |
| A/D Converter | 21-channel 12-bit S12AD with 1.0 µs conversion time @ 50 MHz PCLK and sample-and-hold |
| USB Interface | Full-speed USB 2.0 host/function/OTG module with integrated transceiver and 2 KB buffer RAM |
| Operating Temperature | -40°C to +85°C (D version), suitable for industrial automation and factory floor environments |
Pinout & Package
Package: PLQP0176KB-A - 176-pin LQFP, 24 × 24 mm, 0.5 mm pitch, RoHS compliant, lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | 2.7–3.6 V core/io supply; 133 I/O pins with 5-V tolerance on 18 pins |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal for precise system clock generation |
| ETH_MDC / ETH_MDIO | Ethernet management interface | IEEE 802.3u-compliant MDIO bus for PHY register configuration and status monitoring |
| ETH_TXD[3:0] / ETH_RXD[3:0] | Ethernet transmit/receive data | MII interface signals; RMII mode uses subset (TXD[1:0], RXD[1:0], TX_EN, CRS_DV) |
| USB_VBUS / USB_DP / USB_DM | USB power detection and differential pair | Full-speed USB 2.0 physical layer interface with integrated transceiver and VBUS sensing |
| AN[20:0] | Analog input channels | 21 dedicated 12-bit A/D inputs with internal sample-and-hold and selectable reference |
| DA0 / DA1 | Digital-to-analog outputs | Two independent 10-bit voltage-output DACs, rail-to-rail (0 V to VREFH) |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet MAC + EDMAC | Dedicated hardware offloads TCP/IP stack processing; 2 KB TX/RX FIFOs reduce CPU interrupt load |
| Floating-Point Unit | Single-precision IEEE-754 compliant FPU enables efficient math-intensive tasks like motor control algorithms |
| Data Encryption Unit (DEU) | AES-128/192/256 acceleration in ECB/CBC modes supports secure firmware updates and data confidentiality |
| Real-Time Clock (RTC) | Battery-backed calendar/clock with alarm, periodic, and carry interrupts; operates down to 2.3 V on VBATT |
| Peripheral Module Stop | Independent clock gating per peripheral allows fine-grained power management in sleep/standby modes |
| IEC60730 Safety Support | Hardware CRC calculator, oscillation-stop detection, IWDT, and A/D self-diagnostic meet Class B functional safety requirements |
Applications
| Industrial Ethernet Gateway | Programmable Logic Controller (PLC) |
|---|---|
Use Scenario: Aggregating fieldbus data (CAN, RS485) and bridging to Ethernet/IP or Modbus TCP networks in factory automation. IC Role / Device Role / Timing Role: Central controller executing real-time logic, managing dual Ethernet ports, and coordinating protocol translation. Use Value: Integrated Ethernet MAC and 2 MB flash enable embedded protocol stacks without external memory; 100 MHz CPU ensures sub-millisecond scan cycle times. | Use Scenario: Compact, modular PLC base unit controlling I/O modules via backplane or fieldbus, with web-based HMI access. IC Role / Device Role / Timing Role: Main processor running ladder logic interpreter, handling analog/digital I/O scanning, and serving web pages over HTTP. Use Value: 192 KB SRAM accommodates runtime variables and web server buffers; 12-bit A/D (21 ch) and 10-bit D/A (2 ch) support mixed-signal control loops. |
| Building Management System (BMS) Controller | Secure IoT Edge Node |
Use Scenario: HVAC controller interfacing with temperature/humidity sensors, valve actuators, and BACnet MS/TP or LonWorks networks. IC Role / Device Role / Timing Role: Real-time environmental regulation engine with RTC-based scheduling and battery-backed timekeeping. Use Value: RTC with battery backup maintains schedule integrity during power loss; 10-bit D/A drives analog actuators; CAN and SCI support legacy building protocols. | Use Scenario: Field-deployed sensor node collecting vibration, temperature, and pressure data, then encrypting and transmitting securely over Ethernet. IC Role / Device Role / Timing Role: Secure edge processor performing local analytics, AES encryption, and authenticated network communication. Use Value: On-chip DEU accelerates AES-256 CBC encryption without software overhead; temperature sensor ±1°C accuracy enables thermal compensation of sensor readings. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NECDFC#V0 | Same RX63N Group, 2 MB flash, 128 KB SRAM, identical 176-pin LQFP package and peripheral set | Lower SRAM reduces capacity for large protocol stacks or multi-threaded RTOS usage | Select when application memory footprint fits within 128 KB SRAM and cost optimization is prioritized |
| R5F563NJHDFC#V0 | 1.5 MB flash, 256 KB SRAM, same package and clock/peripheral specs; lacks 500 KB flash but gains 64 KB SRAM | Better suited for data-intensive buffering (e.g., image capture via PDC) but less firmware headroom | Choose when SRAM-bound workloads dominate and flash size is sufficient for application code + bootloader |
Compared with R5F563NKDGFC#V0, R5F563NECDFC#V0 trades 64 KB SRAM for identical flash and lower cost, while R5F563NJHDFC#V0 increases SRAM by 64 KB at the expense of 500 KB flash-enabling richer data buffering but constraining firmware complexity.
Availability
R5F563NKDGFC#V0 is available at Aetrix Electronics and suitable for industrial gateways, PLCs, BMS controllers, and secure IoT edge nodes requiring stable component supply across extended product lifecycles.
Supply support for R5F563NKDGFC#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise markets.
The RX63N Group is designed for high-performance industrial automation applications requiring real-time determinism, network connectivity (Ethernet/USB/CAN), and functional safety compliance (IEC60730).
FAQ
What is the maximum operating frequency and performance rating of the R5F563NKDGFC#V0?
The R5F563NKDGFC#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance. This is achieved using the 32-bit RX CPU core with 5-stage pipeline, single-cycle 32×32 multiplier, and integrated FPU. Its performance enables real-time execution of complex control algorithms and protocol stacks in industrial applications where R5F563NKDGFC#V0 is deployed.
Does the R5F563NKDGFC#V0 include an Ethernet MAC, and what interfaces does it support?
Yes, the R5F563NKDGFC#V0 includes a fully integrated IEEE 802.3-compliant Ethernet MAC supporting both MII and RMII physical layer interfaces. It operates at 10/100 Mbps in full- and half-duplex modes and complies with IEEE 802.3x flow control. The dedicated EDMAC handles descriptor-based frame transfers with 2 KB TX/RX FIFOs-key for reducing CPU overhead in R5F563NKDGFC#V0-based networking designs.
What are the memory resources available on the R5F563NKDGFC#V0?
The R5F563NKDGFC#V0 provides 2 MB of on-chip flash memory with zero wait states at 100 MHz, 192 KB of SRAM with no wait states and deep software standby backup capability, and 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. These memory resources support robust firmware storage, real-time variable handling, and non-volatile parameter retention in R5F563NKDGFC#V0 implementations.
Is the R5F563NKDGFC#V0 suitable for functional safety applications such as IEC60730 compliance?
Yes, the R5F563NKDGFC#V0 includes multiple hardware features supporting IEC60730 Class B compliance: oscillation-stop detection, hardware CRC calculator (with three polynomials), independent watchdog timer (IWDT), self-diagnostic function for the 10-bit A/D converter, and frequency measurement capability. These capabilities are documented in the R01DS0098EJ0180 datasheet and directly applicable to R5F563NKDGFC#V0's safety-critical use cases.
What package type and pin count does the R5F563NKDGFC#V0 use?
The R5F563NKDGFC#V0 is housed in a PLQP0176KB-A package: a 176-pin LQFP measuring 24 × 24 mm with 0.5 mm pitch. It provides 133 general-purpose I/O pins, 18 of which are 5-V tolerant, and supports all peripherals listed for the RX63N Group in this package variant-including Ethernet, USB, CAN, and multiple A/D channels-as confirmed in Table 1.2 of the R01DS0098EJ0180 datasheet for R5F563NKDGFC#V0.
R5F563NKDGFC#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NKDGFC#V0 FAQ
1.How can I place an order for R5F563NKDGFC#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NKDGFC#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NKDGFC#V0 reliable?
The price and inventory of R5F563NKDGFC#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NKDGFC#V0 is usually 5 days.
3.What payment methods are accepted for R5F563NKDGFC#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NKDGFC#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NKDGFC#V0?
R5F563NKDGFC#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NKDGFC#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NKDGFC#V0?
For technical support, including R5F563NKDGFC#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NKDGFC#V0 requirements.
6.How does Aetrix verify that R5F563NKDGFC#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563NKDGFC#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NKDGFC#V0 meets industry standards.
7.What is the process for return or replacement of R5F563NKDGFC#V0?
All R5F563NKDGFC#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NKDGFC#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NKDGFC#V0 part is unused and in its original packaging.
Return procedure for R5F563NKDGFC#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NKDGFC#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

