Renesas R5F563NKDGFP#V0
- Part No.:
- R5F563NKDGFP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F563NKDGFP#V0.pdf
- Description:
- RX63N 2048KB/192KB LQFP100 CAN 2
- Quantity:
- Payment:

- Shipping:

Inventory:4,720
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NKDGFP#V0 from Renesas is a 100 MHz 32-bit RX63N Group microcontroller with integrated Ethernet MAC, single-precision FPU, 2 MB flash, 192 KB SRAM, and 32 KB data flash. It features 134 general-purpose I/O pins (18× 5-V tolerant), 12-bit/10-bit A/D converters (21/8 channels), dual 10-bit D/A outputs, and hardware AES encryption. Used in industrial gateways requiring real-time control, network connectivity, and secure firmware updates.
For engineers reviewing the R5F563NKDGFP#V0 datasheet, R5F563NKDGFP#V0 pinout, R5F563NKDGFP#V0 application, or R5F563NKDGFP#V0 equivalent, key selection criteria include Ethernet MAC support (vs. RX631), 2 MB flash capacity, LQFP-100 package compatibility, 100 MHz timing margin for deterministic ISR execution, and IEC60730 safety feature set including CRC, self-diagnostic A/D, and oscillation-stop detection.
Technical Context
The R5F563NKDGFP#V0 implements the 32-bit RX CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code density. It integrates dedicated peripherals including an IEEE 802.3-compliant Ethernet controller (MII/RMII), USB 2.0 host/function/OTG module, three CAN 2.0B channels (32 mailboxes each), and four I²C interfaces (one FM+).
Its memory subsystem includes no-wait-state 100 MHz flash (2 MB), 192 KB SRAM, and 32 KB reprogrammable data flash (100,000 erase/write cycles). Power management supports four low-power modes, RTC battery backup (VBATT = 2.3–3.6 V), and 2.7–3.6 V single-supply operation with 500 µA/MHz active current consumption.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RX 32-bit CPU, 100 MHz max, 165 DMIPS, IEEE-754 single-precision FPU |
| Memory | 2 MB on-chip flash (no wait states @100 MHz), 192 KB SRAM, 32 KB data flash |
| Connectivity | Ethernet MAC (10/100 Mbps, MII/RMII), USB 2.0 host/function/OTG, 3× CAN, 13× SCI, 4× I²C, 3× RSPI |
| Analog | 21× 12-bit A/D (1 µs conversion), 8× 10-bit A/D, 2× 10-bit D/A, on-die temperature sensor (±1°C) |
| Security & Safety | AES-128/192/256 (ECB/CBC), CRC calculator, IWDT, oscillation-stop detection, A/D self-diagnostic |
| Package & Temp | LQFP-100 (PLQP0100KB-A, 14×14 mm, 0.5 mm pitch), -40 to +85°C operating range |
| I/O | 134 total I/O pins (78 usable in 100-pin package), 17× 5-V tolerant, pull-up/open-drain configurable |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 × 14 mm body, 0.5 mm pitch, exposed thermal pad (non-electrical).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | 12 dedicated VCC/VSS pairs ensure stable core/peripheral rail decoupling; 2.7–3.6 V operation |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal; enables precise 100 MHz system clock via PLL |
| MD0 / MD1 | Mode configuration inputs | Set boot mode (single-chip, ROM-enabled/disabled expansion) at power-on reset |
| ETH_MDC / ETH_MDIO | Ethernet management interface | IEEE 802.3u-compliant MII management bus for PHY register access and configuration |
| ETXD0–ETXD3 / ETX_EN / ETX_ER | Ethernet transmit data/control | 4-bit parallel transmit path (MII mode); supports full/half-duplex 10/100 Mbps operation |
| ERXD0–ERXD3 / ERX_DV / ERX_ER | Ethernet receive data/control | 4-bit parallel receive path (MII mode); synchronous to ERX_CLK, supports frame validation |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet MAC + EDMAC | Dedicated DMA engine offloads CPU during packet processing; 2 KB TX/RX FIFOs reduce interrupt overhead |
| USB 2.0 Host/Function/OTG | Single-port dual-role controller with 2 KB on-chip RAM buffer; supports self-/bus-powered modes and OTG negotiation |
| IEC60730 Safety Support | Hardware CRC generator, A/D converter self-test, clock oscillation monitoring, and IWDT enable Class B compliance |
| Flexible Clock System | Independent programmable dividers for ICLK (CPU), PCLK (peripherals), FCLK (flash), and BCLK (external bus) |
| Real-Time Clock with Backup | Calendar/clock functions retain time during deep software standby using VBATT (2.3–3.6 V) |
| Programmable Pulse Generator (PPG) | Generates precise waveforms triggered by MTU2/TPU events; supports up to 32 simultaneous pulse outputs |
Applications
| Industrial Ethernet Gateway | Secure PLC Communication Module |
|---|---|
Use Scenario: Edge gateway aggregating Modbus TCP, EtherNet/IP, and PROFINET traffic between field devices and cloud SCADA. IC Role / Device Role / Timing Role: Primary MCU executing protocol stacks, managing Ethernet PHY interface, and coordinating secure OTA firmware updates. Use Value: Integrated Ethernet MAC + EDMAC reduces external component count; 2 MB flash stores dual-application images for fail-safe updates. |
Use Scenario: DIN-rail mounted communication module linking legacy RS-485 PLCs to modern industrial networks with encrypted tunneling. IC Role / Device Role / Timing Role: Real-time protocol bridge with hardware AES encryption, CRC integrity checking, and watchdog supervision. Use Value: IEC60730-certifiable safety features (oscillation detection, A/D self-test) meet functional safety requirements for industrial control. |
| Human-Machine Interface (HMI) Controller | Building Automation Controller |
Use Scenario: Touch-based HMI panel with local graphics rendering, USB host for peripheral attachment, and remote diagnostics via Ethernet. IC Role / Device Role / Timing Role: Application processor handling GUI logic, USB device enumeration, and Ethernet-based remote service access. Use Value: 192 KB SRAM enables double-buffered display rendering; USB host port supports keyboard/mouse/flash drive without hub IC. |
Use Scenario: HVAC controller integrating BACnet/IP, LonWorks, and KNX over shared Ethernet infrastructure with local scheduling. IC Role / Device Role / Timing Role: Network-aware controller running real-time HVAC algorithms while maintaining multiple concurrent protocol stacks. Use Value: 13× SCI interfaces allow native serial protocol bridging; RTC with battery backup maintains schedule integrity during power loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NEDDFP | Same LQFP-100 package, identical 2 MB flash and 192 KB SRAM, but lacks Ethernet MAC and USB OTG capability | Suitable for cost-sensitive non-networked control applications where Ethernet/USB are unnecessary | Select when Ethernet and USB dual-role functionality are not required; lower BOM cost and reduced layout complexity |
| R5F566NHDFP | RX66N successor: 120 MHz core, 2 MB flash, 384 KB SRAM, enhanced Ethernet (TSN-ready), and additional CAN FD channel | Targets next-gen industrial controllers needing higher performance, TSN time synchronization, and CAN FD diagnostics | Choose for future-proof designs requiring >100 MHz deterministic throughput and automotive-grade communication extensions |
Compared with R5F563NEDDFP, the R5F563NKDGFP#V0 adds essential Ethernet and USB OTG for networked edge devices; versus R5F566NHDFP, it offers proven qualification and lower power at the expense of TSN and CAN FD support.
Availability
R5F563NKDGFP#V0 is available at Aetrix Electronics and suitable for industrial gateways, secure PLC modules, HMI controllers, and building automation systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F563NKDGFP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RX63N Group, including R5F563NKDGFP#V0, was designed for high-integrity industrial networking applications requiring integrated Ethernet, functional safety support, and real-time deterministic performance.
FAQ
What is the maximum operating frequency and core type of the R5F563NKDGFP#V0?
The R5F563NKDGFP#V0 operates at a maximum frequency of 100 MHz and uses the 32-bit RX CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instruction set. It delivers 165 DMIPS and includes a single-precision IEEE-754 floating-point unit. This core enables deterministic real-time execution critical for industrial control loops and protocol stack timing in the R5F563NKDGFP#V0.
Does the R5F563NKDGFP#V0 support Ethernet connectivity, and what interface standards does it implement?
Yes, the R5F563NKDGFP#V0 integrates a full IEEE 802.3-compliant Ethernet MAC supporting both 10 Mbps and 100 Mbps operation in full- and half-duplex modes. It implements MII (Media Independent Interface) and RMII (Reduced MII) physical layer interfaces per IEEE 802.3u, and includes Magic Packet™ wake-on-LAN detection. The dedicated EDMAC peripheral handles descriptor-based packet transfers, reducing CPU load in the R5F563NKDGFP#V0.
What safety and security features are built into the R5F563NKDGFP#V0 for industrial applications?
The R5F563NKDGFP#V0 includes hardware-level IEC60730 Class B compliance features: oscillation-stoppage detection, hardware CRC calculator (with three polynomials), independent watchdog timer (IWDT), and self-diagnostic A/D converter test. It also provides AES-128/192/256 encryption/decryption (ECB/CBC modes) via the DEU module. These features directly support functional safety and secure firmware update requirements in the R5F563NKDGFP#V0.
What are the memory resources available on the R5F563NKDGFP#V0?
The R5F563NKDGFP#V0 includes 2 MB of on-chip flash memory (accessible at 100 MHz with zero wait states), 192 KB of SRAM (also zero-wait), and 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. The flash supports background programming/erasing operations, enabling live firmware updates without halting application execution in the R5F563NKDGFP#V0.
Which package and pin count does the R5F563NKDGFP#V0 use, and what are its thermal characteristics?
The R5F563NKDGFP#V0 uses the PLQP0100KB-A package: a 100-pin LQFP with 14 × 14 mm body size, 0.5 mm pin pitch, and exposed thermal pad. It is rated for industrial temperature range (-40 to +85°C) and operates from a single 2.7–3.6 V supply. Its low-power design draws only 500 µA/MHz in active mode, making thermal management straightforward in the R5F563NKDGFP#V0.
R5F563NKDGFP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 14x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NKDGFP#V0 FAQ
1.How can I place an order for R5F563NKDGFP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NKDGFP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NKDGFP#V0 reliable?
The price and inventory of R5F563NKDGFP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NKDGFP#V0 is usually 5 days.
3.What payment methods are accepted for R5F563NKDGFP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NKDGFP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NKDGFP#V0?
R5F563NKDGFP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NKDGFP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NKDGFP#V0?
For technical support, including R5F563NKDGFP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NKDGFP#V0 requirements.
6.How does Aetrix verify that R5F563NKDGFP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563NKDGFP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NKDGFP#V0 meets industry standards.
7.What is the process for return or replacement of R5F563NKDGFP#V0?
All R5F563NKDGFP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NKDGFP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NKDGFP#V0 part is unused and in its original packaging.
Return procedure for R5F563NKDGFP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NKDGFP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

