My Inquiry
My Account
Renesas R5F563NWDGFC#V0
- Part No.:
- R5F563NWDGFC#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
R5F563NWDGFC#V0.pdf
- Description:
- 32BIT MCU RX63N
- Quantity:
- Payment:
- Shipping:
Inventory:4,663
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NWDGFC#V0 from Renesas is a 100-MHz 32-bit RX63N Group microcontroller with integrated Ethernet MAC, single-precision IEEE-754 FPU, 165 DMIPS performance, 1 Mbyte on-chip flash, and 192 Kbytes SRAM. It operates from a 2.7–3.6 V supply, supports -40 to +85°C temperature range (D version), and targets industrial networking, gateway, and embedded control applications requiring real-time connectivity and deterministic timing.
For engineers reviewing the R5F563NWDGFC#V0 datasheet, R5F563NWDGFC#V0 pinout, R5F563NWDGFC#V0 application, or R5F563NWDGFC#V0 equivalent, this MCU delivers verified Ethernet/USB/CAN interface coexistence, hardware-accelerated AES encryption, 12-bit A/D conversion with sample-and-hold, and full JTAG/FINE debug support - all in a 176-pin LQFP package with 5-V-tolerant I/Os.
Technical Context
The R5F563NWDGFC#V0 implements the 32-bit RX CPU core with 5-stage CISC Harvard pipeline, variable-length instructions, and memory protection unit (MPU). It integrates dedicated peripherals including an Ethernet controller (MII/RMII, 10/100 Mbps), USB 2.0 host/function/OTG module, three CAN channels (ISO 11898-1), and four I²C interfaces (up to 1 Mbps).
Its timing subsystem includes MTU2 (6-channel 16-bit timer), TPU (12-channel 16-bit timer), four 8-bit TMRs, and RTC with battery backup. Power management features four low-power modes, 500 μA/MHz active current, and independent watchdog (IWDT) driven by a dedicated 125-kHz LOCO oscillator.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RX 32-bit CPU, 100 MHz max - enables deterministic real-time execution with 165 DMIPS throughput and IEEE-754 single-precision FPU for sensor fusion or control math. |
| Memory | 1 Mbyte flash (no wait states @ 100 MHz), 192 Kbytes SRAM, 32 Kbytes data flash - supports field-upgradable firmware and background reprogramming. |
| Connectivity | Ethernet MAC (10/100 Mbps, MII/RMII), USB 2.0 host/function/OTG, 3× CAN, 13× SCI, 4× I²C, 3× RSPI - enables multi-protocol industrial edge node design without external transceivers. |
| Analog | 21-channel 12-bit A/D (1 μs conversion), 8-channel 10-bit A/D, 2× 10-bit D/A, on-die temperature sensor (±1°C) - provides high-resolution sensing for closed-loop control and environmental monitoring. |
| Security & Timing | AES-128/192/256 (ECB/CBC), CRC calculator, RTC with time-capture, IWDT with dedicated oscillator - meets IEC 60730 Class B requirements for functional safety. |
| Package & Environment | PLQP0176KB-A (176-pin LQFP, 24 × 24 mm, 0.5-mm pitch), 5-V-tolerant I/Os, -40 to +85°C operating range - compatible with standard PCB assembly and industrial ambient conditions. |
Pinout & Package
Package: PLQP0176KB-A - 176-pin Low-profile Quad Flat Package, 24 mm × 24 mm, 0.5 mm pitch, RoHS-compliant, lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual 2.7–3.6 V domains (core/I/O); 133 I/O pins with configurable pull-up, open-drain, and 5-V tolerance on 18 pins. |
| XTAL / EXTAL | Main clock oscillator input/output | Supports 4–16 MHz crystal; PLL generates 100 MHz system clock (ICLK) and programmable peripheral clocks (PCLK, FCLK, BCLK). |
| ETH_MDC / ETH_MDIO | Ethernet management interface | IEEE 802.3u-compliant MDIO bus for PHY configuration; enables auto-negotiation and link status monitoring. |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 physical interface | Full-speed (12 Mbps) transceiver with internal termination; supports self-powered/bus-powered modes and OTG session detection. |
| CAN_TX0 / CAN_RX0 | CAN channel 0 differential pair | ISO 11898-1 compliant; 32 mailbox buffers per CAN module; supports standard/extended frames and error handling. |
| AD000 – AD020 | 12-bit A/D converter inputs | 21-channel analog input multiplexer with sample-and-hold; conversion triggered by software, timers, or external signals. |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet MAC + EDMAC | Hardware-accelerated descriptor-based DMA offloads CPU during packet processing; 2 KB TX/RX FIFOs reduce interrupt overhead in TCP/IP stacks. |
| USB 2.0 Host/Function/OTG | Single-port dual-role controller with 2 KB on-chip RAM buffer; eliminates need for external USB PHY and simplifies device/host switching logic. |
| Multi-Protocol Timers (MTU2 + TPU) | 18-channel combined PWM/capture/phase-counting capability; supports motor control (complementary PWM), encoder feedback, and precise event timing. |
| Data Encryption Unit (DEU) | Hardware AES engine with ECB/CBC modes and key lengths up to 256 bits; enables secure firmware updates and encrypted data logging without CPU load. |
| IEC 60730 Safety Support | Integrated oscillation-stop detection, CRC calculator, IWDT, and A/D self-diagnostic - reduces external safety components and certification effort. |
Applications
| Industrial Ethernet Gateway | Smart Energy Meter |
|---|---|
Use Scenario: Aggregating Modbus RTU/TCP and CANopen devices into a unified Ethernet backbone for SCADA systems. IC Role / Device Role / Timing Role: Primary protocol translator and real-time scheduler; Ethernet MAC handles frame reception/transmission while MTU2 manages precise timestamping of events. Use Value: Single-chip solution eliminates external Ethernet PHY and FPGA logic, reducing BOM cost and board area by >35% versus discrete implementations. |
Use Scenario: High-accuracy electricity metering with tariff switching, tamper detection, and remote firmware update via Ethernet or USB. IC Role / Device Role / Timing Role: System-on-chip controller managing metrology ADC sampling, RTC-based billing cycles, and AES-encrypted firmware validation. Use Value: On-chip 12-bit A/D with sample-and-hold and temperature compensation enables ±0.2% energy measurement accuracy across temperature ranges. |
| Building Automation Controller | Medical Infusion Pump |
Use Scenario: HVAC zone controller interfacing with BACnet MS/TP, LonWorks, and KNX via serial buses while reporting to cloud via Ethernet. IC Role / Device Role / Timing Role: Multi-interface coordinator with simultaneous SCI, I²C, and CAN operation; RTC maintains schedule integrity during power loss. Use Value: 13 SCI channels allow concurrent BACnet, Modbus, and proprietary protocols without UART expansion ICs or software bit-banging. |
Use Scenario: Safety-critical infusion pump requiring IEC 62304 compliance, flow rate control, alarm generation, and audit logging. IC Role / Device Role / Timing Role: Functional safety MCU executing motor control loops, pressure sensing (via 12-bit A/D), and encrypted event logging to data flash. Use Value: Integrated IWDT, CRC, and MPU enable Class C software safety architecture; DEU ensures HIPAA-compliant log encryption at rest. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NEDDFC | Same RX63N Group, identical 176-pin LQFP package, but with 2 Mbyte flash and 256 Kbytes SRAM instead of 1 Mbyte/192 Kbytes. | Preferred for designs requiring larger firmware image size or extended data buffering (e.g., OTA update staging or protocol stack caching). | Select R5F563NEDDFC when additional flash/SRAM headroom is needed without changing PCB layout or driver software. |
| R5F563NJDDFC | Same package and memory configuration (1.5 Mbyte flash, 256 Kbytes SRAM), but lacks Ethernet MAC and EDMAC; belongs to RX63N subset without Ethernet. | Suitable for cost-sensitive CAN/USB-only applications where Ethernet is unnecessary (e.g., automotive body control modules). | Choose R5F563NJDDFC only if Ethernet functionality is excluded from the system architecture and BOM cost reduction is prioritized. |
Compared with R5F563NWDGFC#V0, R5F563NEDDFC offers higher memory capacity for complex protocol stacks, while R5F563NJDDFC removes Ethernet to lower unit cost - neither is pin-compatible nor functionally interchangeable without hardware and firmware revision.
Availability
R5F563NWDGFC#V0 is available at Aetrix Electronics and suitable for industrial gateways, smart metering systems, and building automation controllers requiring stable component supply, long-term lifecycle support, and full traceability.
Supply support for R5F563NWDGFC#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX63N Group, including R5F563NWDGFC#V0, was designed for industrial networking applications demanding integrated Ethernet, real-time determinism, functional safety, and cryptographic security - targeting gateway, HMI, and edge-control use cases.
FAQ
What is the maximum operating frequency and core architecture of the R5F563NWDGFC#V0?
The R5F563NWDGFC#V0 operates at a maximum frequency of 100 MHz using the 32-bit RX CPU core with a 5-stage pipeline, CISC Harvard architecture, and variable-length instruction set. It delivers 165 DMIPS performance and includes a single-precision IEEE-754 floating-point unit (FPU) for efficient mathematical computation in real-time control applications.
Does the R5F563NWDGFC#V0 include an Ethernet controller, and what interfaces does it support?
Yes, the R5F563NWDGFC#V0 includes a fully integrated Ethernet MAC supporting both MII and RMII interfaces per IEEE 802.3u, with 10/100 Mbps operation, full/half-duplex modes, and IEEE 802.3x flow control. It also integrates a dedicated Ethernet DMA controller (EDMAC) with 2 KB transmit and receive FIFOs to minimize CPU overhead during packet processing.
What are the memory resources available on the R5F563NWDGFC#V0?
The R5F563NWDGFC#V0 includes 1 Mbyte of on-chip flash memory (accessible at 100 MHz with zero wait states), 192 Kbytes of SRAM, and 32 Kbytes of reprogrammable data flash rated for 100,000 erase/write cycles. The flash supports on-board programming and background operations, enabling robust firmware updates and data logging in the R5F563NWDGFC#V0.
Which communication interfaces are integrated into the R5F563NWDGFC#V0 besides Ethernet?
In addition to Ethernet, the R5F563NWDGFC#V0 integrates USB 2.0 host/function/OTG, three CAN 2.0B modules (ISO 11898-1), 13 serial communication interfaces (SCI) supporting asynchronous, SPI, and I²C modes, four I²C bus interfaces (one FM+), three RSPI channels, one IEBus channel, and a parallel data capture unit (PDC) - all accessible without external bridge ICs.
Is the R5F563NWDGFC#V0 suitable for functional safety applications, and what features support this?
Yes, the R5F563NWDGFC#V0 includes multiple IEC 60730 Class B compliance features: oscillation-stop detection, hardware CRC calculator, independent watchdog timer (IWDT) with dedicated 125-kHz LOCO clock, self-diagnostic A/D converter test, and memory protection unit (MPU). These capabilities reduce external safety components and simplify certification for industrial control and medical devices using the R5F563NWDGFC#V0.
R5F563NWDGFC#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NWDGFC#V0 FAQ
1.How can I place an order for R5F563NWDGFC#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NWDGFC#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NWDGFC#V0 reliable?
The price and inventory of R5F563NWDGFC#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NWDGFC#V0 is usually 5 days.
3.What payment methods are accepted for R5F563NWDGFC#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NWDGFC#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NWDGFC#V0?
R5F563NWDGFC#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NWDGFC#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NWDGFC#V0?
For technical support, including R5F563NWDGFC#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NWDGFC#V0 requirements.
6.How does Aetrix verify that R5F563NWDGFC#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563NWDGFC#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NWDGFC#V0 meets industry standards.
7.What is the process for return or replacement of R5F563NWDGFC#V0?
All R5F563NWDGFC#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NWDGFC#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NWDGFC#V0 part is unused and in its original packaging.
Return procedure for R5F563NWDGFC#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NWDGFC#V0 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
