Renesas R5F563NWHDFB#V0
- Part No.:
- R5F563NWHDFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563NWHDFB#V0.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,983
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NWHDFB#V0 from Renesas is a 100-MHz 32-bit RX63N Group microcontroller with integrated Ethernet MAC, single-precision IEEE-754 FPU, 165 DMIPS performance, 1 Mbyte on-chip flash, 192 Kbytes SRAM, and 32 Kbytes data flash. It operates from a 2.7–3.6 V supply across –40 to +85°C and targets industrial networking gateways requiring deterministic real-time control and protocol stack offload.
For engineers reviewing the R5F563NWHDFB#V0 datasheet, R5F563NWHDFB#V0 pinout, R5F563NWHDFB#V0 application, or R5F563NWHDFB#V0 equivalent, key selection criteria include Ethernet MAC support (MII/RMII), USB 2.0 host/function/OTG capability, CAN v2.0B compliance with 32 mailboxes, 21-channel 12-bit A/D converter with sample-and-hold, and AES-128/192/256 encryption via DEU.
Technical Context
The R5F563NWHDFB#V0 implements the 32-bit RX CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code. It integrates dedicated hardware accelerators including a DMA controller (4 channels), EXDMA (2 channels), DTC, and EDMAC for Ethernet-enabling zero-copy frame handling at 100 Mbps.
Its clock system supports external crystal (4–16 MHz) with PLL multiplication up to 100 MHz ICLK, plus independent PCLK (≤50 MHz), FCLK (≤50 MHz), and BCLK (≤50 MHz) domains. The MCU includes memory protection unit (MPU), JTAG/FINE debug interfaces, and IEC60730-compliant safety features including oscillation-stop detection, CRC calculator, and self-diagnostic A/D functions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RX 32-bit CPU, 100 MHz max operation, 165 DMIPS - enables real-time deterministic execution of protocol stacks and control loops. |
| Memory | 1 Mbyte flash (no wait states @100 MHz), 192 Kbytes SRAM, 32 Kbytes reprogrammable data flash - supports field firmware updates and parameter storage. |
| Connectivity | Ethernet MAC (10/100 Mbps, MII/RMII), USB 2.0 host/function/OTG, 3× CAN (ISO11898-1), 13× SCI, 4× RIIC (1 Mbps), 3× RSPI - enables multi-protocol industrial edge node design. |
| Analog | 21× 12-bit A/D (1 μs conversion @50 MHz PCLK), 8× 10-bit A/D, 2× 10-bit D/A, on-die temperature sensor (±1°C) - supports precision sensor interfacing and closed-loop analog control. |
| Security & Safety | AES-128/192/256 (ECB/CBC) via DEU, CRC calculator (3 polynomials), MPU, IWDT, and IEC60730-compliant self-test functions - meets functional safety requirements for Class B appliances. |
| Power & Temp | 2.7–3.6 V supply, 500 μA/MHz active current, four low-power modes, –40 to +85°C operating range (D version) - suitable for uncooled industrial enclosures with wide ambient variation. |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 × 20 mm, 0.5-mm pitch, RoHS-compliant, lead-free, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dedicated analog/digital power pins with decoupling requirements per Renesas layout guidelines; AVCC0 and VREFH share same 2.7–3.6 V rail. |
| XTAL / EXTAL | Main clock oscillator input/output | Supports 4–16 MHz crystal; required for precise Ethernet timing and USB frame generation; internal PLL locks to generate 100 MHz ICLK. |
| ETXD0–ETXD3, ETXER, ETXCK, ERXD0–ERXD3, ERXER, ERXDV, ERXCK | Ethernet PHY interface (MII) | Full 14-pin MII interface - enables direct connection to external 10/100 PHY without glue logic; RMII mode uses subset (TXD[1:0], TXEN, TXCK, RXD[1:0], RXDV, RXER, REF_CLK). |
| USB_VBUS, USB_D+ / USB_D− | USB 2.0 transceiver interface | Full-speed (12 Mbps) differential pair with integrated transceiver; VBUS sensing enables host/device role negotiation and OTG session detection. |
| AD00–AD20, AD0–AD7 | Analog input channels | 21× 12-bit and 8× 10-bit A/D inputs - shared with GPIO; sample-and-hold allows simultaneous sampling across multiple channels for motor phase current measurement. |
| DA0 / DA1 | Digital-to-analog outputs | 2× 10-bit voltage-output DACs - provide programmable reference or analog actuator drive signals with rail-to-rail output swing (0 V to VREFH). |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet MAC with EDMAC | Hardware-accelerated descriptor-based DMA engine (2 KB TX/RX FIFO) offloads TCP/IP stack processing and enables <10 μs interrupt latency for time-critical packet handling. |
| USB 2.0 Host/Function/OTG | Single-port dual-role module with 2 KB on-chip RAM buffer - supports CDC, HID, and mass storage class devices without external memory; OTG ID pin detects cable orientation. |
| Multi-protocol CAN | Three independent CAN modules (ISO11898-1), each with 32 configurable mailboxes - enables concurrent CANopen, DeviceNet, and J1939 communication on separate buses. |
| Flexible Timer System | MTU2 (6 ch), TPU (12 ch), TMR (4 ch), CMT (4 ch) - supports PWM generation (complementary/synchronous), encoder quadrature decoding, and precise trigger synchronization for A/D conversion. |
| Data Encryption Unit (DEU) | AES-128/192/256 in ECB/CBC modes with key scheduling acceleration - secures firmware images and encrypted communication channels without CPU overhead. |
Applications
| Industrial Ethernet Gateway | Programmable Logic Controller (PLC) I/O Module |
|---|---|
Use Scenario: Aggregating Modbus TCP, EtherNet/IP, and PROFINET traffic between factory floor sensors and SCADA systems. IC Role / Device Role / Timing Role: Primary application processor executing real-time OS, protocol stacks, and Ethernet frame forwarding with hardware-assisted checksum and DMA. Use Value: Integrated Ethernet MAC + EDMAC eliminates external PHY interface IC and reduces BOM cost by $1.20 while cutting packet latency by 40% vs software-only stack. |
Use Scenario: Distributed digital/analog I/O expansion unit with local logic execution and fieldbus bridging. IC Role / Device Role / Timing Role: Deterministic control core managing 21-channel analog input sampling, 2-channel DAC output, and 3× CAN bus arbitration with sub-millisecond cycle times. Use Value: On-chip 12-bit A/D with sample-and-hold and synchronized trigger capability enables simultaneous acquisition of motor current/voltage for vector control algorithms. |
| Smart Energy Meter Hub | Building Automation Controller |
Use Scenario: Multi-tariff electricity meter with HAN (Home Area Network) connectivity via Ethernet and USB for firmware updates and data export. IC Role / Device Role / Timing Role: Secure metering SoC performing energy calculation, tamper detection, AES-encrypted data logging, and dual-interface communications. Use Value: DEU hardware encryption ensures compliance with IEC 62056-21 security requirements; RTC with battery backup maintains accurate billing timestamps during mains failure. |
Use Scenario: HVAC controller integrating BACnet MS/TP over RS485, KNX over TP1, and Ethernet/IP for centralized building management. IC Role / Device Role / Timing Role: Protocol gateway MCU running multiple concurrent serial stacks (SCI/RSPI/RIIC) and Ethernet TCP/IP with prioritized task scheduling. Use Value: 13-channel SCI with flexible mode selection (asynchronous, SPI, I²C, LIN) replaces three discrete UARTs, reducing PCB area by 28 mm² and simplifying firmware maintenance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NWDDFB#V0 | Same package (PLQP0144KA-A), identical flash (1 Mbyte), SRAM (192 Kbytes), and peripherals - differs only in mask ROM revision and minor errata fixes. | No functional difference; validated for identical use cases including Ethernet gateway and PLC I/O. | Select R5F563NWDDFB#V0 when latest silicon revision is required for production release; pin-compatible drop-in replacement. |
| R5F563NJHDFB#V0 | 1.5 Mbyte flash, 256 Kbytes SRAM, same peripherals and package - higher memory capacity but no change in I/O count or peripheral configuration. | Suitable for applications requiring larger protocol stack footprint or extended data logging buffers without changing board layout. | Choose R5F563NJHDFB#V0 if future firmware growth headroom or dual-bank OTA update capability is needed; same pinout and thermal profile. |
Compared with R5F563NWHDFB#V0, R5F563NWDDFB#V0 offers identical functionality with updated mask revision, while R5F563NJHDFB#V0 provides 50% more flash and 33% more SRAM - both retain full Ethernet, USB, CAN, and analog feature sets without PCB redesign.
Availability
R5F563NWHDFB#V0 is available at Aetrix Electronics and suitable for industrial automation gateways, PLC I/O modules, smart energy meters, and building automation controllers requiring stable component supply and long-term lifecycle support.
Supply support for R5F563NWHDFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX63N Group is designed for high-performance industrial networking applications requiring integrated Ethernet, USB, CAN, and functional safety features - targeting deterministic real-time control with secure firmware execution.
FAQ
What is the maximum operating frequency and core architecture of the R5F563NWHDFB#V0?
The R5F563NWHDFB#V0 operates at a maximum frequency of 100 MHz using the 32-bit RX CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions. It delivers 165 DMIPS performance and includes a single-precision IEEE-754 floating-point unit. This architecture enables efficient execution of real-time industrial protocols and control algorithms within the R5F563NWHDFB#V0's deterministic timing constraints.
Does the R5F563NWHDFB#V0 support Ethernet connectivity, and what interface options are available?
Yes, the R5F563NWHDFB#V0 integrates a full-featured Ethernet MAC supporting both 10 and 100 Mbps operation in full- and half-duplex modes. It provides Media Independent Interface (MII) and Reduced MII (RMII) options, allowing direct connection to external PHYs. The dedicated EDMAC hardware accelerator handles frame transmission and reception with 2 KB TX/RX FIFOs, minimizing CPU load and ensuring low-latency packet processing in the R5F563NWHDFB#V0.
What analog peripherals are included in the R5F563NWHDFB#V0, and how are they configured?
The R5F563NWHDFB#V0 includes a 21-channel 12-bit A/D converter with sample-and-hold, an 8-channel 10-bit A/D converter, two 10-bit D/A converters, and an on-die temperature sensor with ±1°C accuracy. A/D conversion can be triggered by software, timers (MTU2/TPU/TMR), or external signals - enabling synchronized sampling for motor control. The R5F563NWHDFB#V0's analog subsystem supports scan modes, reference voltage generation, and self-diagnostic functions for IEC60730 compliance.
Is the R5F563NWHDFB#V0 suitable for applications requiring cryptographic security?
Yes, the R5F563NWHDFB#V0 includes a dedicated Data Encryption Unit (DEU) supporting AES-128, AES-192, and AES-256 encryption and decryption in ECB and CBC modes. This hardware accelerator performs cryptographic operations without CPU intervention, enabling secure firmware updates, encrypted communication channels, and data-at-rest protection - all critical for certified industrial applications using the R5F563NWHDFB#V0.
What development tools and debug interfaces are supported by the R5F563NWHDFB#V0?
The R5F563NWHDFB#V0 supports JTAG and FINE (two-wire) debugging interfaces, compatible with Renesas E1 and E20 emulators. It also integrates a memory protection unit (MPU) and supports on-chip programming via SWD or external parallel programmer (for ≥100-pin packages). These capabilities streamline firmware development, real-time tracing, and field updates for designs based on the R5F563NWHDFB#V0.
R5F563NWHDFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NWHDFB#V0 FAQ
1.How can I place an order for R5F563NWHDFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NWHDFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NWHDFB#V0 reliable?
The price and inventory of R5F563NWHDFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NWHDFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F563NWHDFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NWHDFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NWHDFB#V0?
R5F563NWHDFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NWHDFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NWHDFB#V0?
For technical support, including R5F563NWHDFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NWHDFB#V0 requirements.
6.How does Aetrix verify that R5F563NWHDFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563NWHDFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NWHDFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F563NWHDFB#V0?
All R5F563NWHDFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NWHDFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NWHDFB#V0 part is unused and in its original packaging.
Return procedure for R5F563NWHDFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NWHDFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

