Renesas R5F563NWHGFB#V0
- Part No.:
- R5F563NWHGFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563NWHGFB#V0.pdf
- Description:
- 32BIT MCU RX63N
- Quantity:
- Payment:

- Shipping:

Inventory:2,739
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NWHGFB#V0 from Renesas is a 100 MHz 32-bit RX63N Group microcontroller with integrated Ethernet MAC, single-precision IEEE-754 FPU, 165 DMIPS performance, 1 MB on-chip flash, 192 KB SRAM, and 32 KB data flash. It supports USB 2.0 host/function/OTG, CAN (3 channels), 12-bit/10-bit A/D converters (21/8 channels), dual 10-bit D/A, RTC, and AES encryption - deployed in industrial gateways requiring real-time connectivity and secure firmware updates.
For engineers reviewing the R5F563NWHGFB#V0 datasheet, R5F563NWHGFB#V0 pinout, R5F563NWHGFB#V0 application, or R5F563NWHGFB#V0 equivalent, key selection criteria include Ethernet MAC + RMII/MII interface support, 176-pin LQFP package with 134 general-purpose I/Os (18 × 5-V tolerant), -40°C to +105°C G-version operating range, and IEC60730-compliant safety features including CRC, self-diagnostic A/D, and oscillation-stop detection.
Technical Context
The R5F563NWHGFB#V0 implements the 32-bit RX CPU core with 5-stage CISC Harvard pipeline, variable-length instructions, and memory protection unit (MPU). It integrates dedicated hardware accelerators: Ethernet DMA controller (EDMAC) with 2 KB TX/RX FIFOs, DEU for AES-128/192/256 encryption/decryption, and programmable pulse generator (PPG) synchronized to MTU2/TPU timers.
Its clock system includes main crystal oscillator (4–16 MHz), PLL for 100 MHz ICLK, independent 125-kHz LOCO for IWDT, and selectable PCLK/FCLK/BCLK domains (up to 50 MHz each). Power management supports four low-power modes, battery-backed RTC, and deep software standby with SRAM retention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RX 32-bit CPU, 100 MHz max, 165 DMIPS, IEEE-754 single-precision FPU |
| Memory | 1 MB flash (no wait states @100 MHz), 192 KB SRAM, 32 KB reprogrammable data flash (100k cycles) |
| Connectivity | Ethernet MAC (10/100 Mbps, MII/RMII), USB 2.0 host/function/OTG (full-speed), 3× CAN (ISO11898-1), 4× I²C (1 Mbps), 3× RSPI, 13× SCI |
| Analog | 21-channel 12-bit A/D (1 µs conversion @50 MHz PCLK), 8-channel 10-bit A/D, 2× 10-bit D/A, on-die temperature sensor (±1°C) |
| Timers | MTU2 (6×16-bit), TPU (12×16-bit), 4×8-bit TMR, 4×16-bit CMT, RTC with calendar/alarm/time-capture |
| Security & Safety | AES-128/192/256 (ECB/CBC), CRC calculator (3 polynomials), IEC60730 compliance features (oscillation stop detection, A/D self-diagnostic) |
| Package & Temp | 176-pin LQFP (PLQP0176KB-A, 24×24 mm, 0.5 mm pitch), -40°C to +105°C (G version) |
Pinout & Package
Package: PLQP0176KB-A - 176-pin LQFP, 24 mm × 24 mm, 0.5 mm pitch, exposed pad (thermal pad), RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | 2.7–3.6 V core/analog supply; 17 dedicated VCC/VSS pairs ensure stable operation under high-speed peripheral switching |
| XTAL / EXTAL | Main clock oscillator input/output | Supports 4–16 MHz crystal; enables precise timing for Ethernet, USB, and RTC synchronization |
| ETH_MDC / ETH_MDIO | Ethernet management interface | IEEE 802.3u-compliant MDIO bus for PHY register access and configuration |
| ETH_TXD0–3 / ETH_RXD0–3 | Ethernet data lanes | MII mode: 4-bit TX/RX data; RMII mode: shared 2-bit data + REF_CLK; configurable via mode pins |
| USB_VBUS / USB_ID / USB_DP / USB_DM | USB 2.0 physical interface | Full-speed OTG-capable signaling; VBUS sensing enables host/device role negotiation |
| CAN0_TX / CAN0_RX | Channel 0 CAN transceiver interface | Differential signaling compliant with ISO11898-1; supports standard/extended frames up to 1 Mbps |
| AD00–AD20 | Analog input channels | 21 dedicated pins for 12-bit A/D; includes internal sample-and-hold and selectable reference (VREFH/VSS) |
| DA0 / DA1 | Digital-to-analog outputs | 2×10-bit voltage-output DACs; rail-to-rail operation from 0 V to VREFH (2.7–3.6 V) |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet MAC with EDMAC | Offloads frame processing via descriptor-based DMA; 2 KB TX/RX FIFOs reduce CPU overhead in TCP/IP stacks |
| USB 2.0 Host/Function/OTG | Single-port dual-role controller with 2 KB on-chip RAM buffer; supports enumeration as host or device without external memory |
| IEC60730 Safety Support | Hardware-accelerated CRC, A/D self-test, clock failure detection, and watchdog timer redundancy enable Class B certification |
| Flexible Clock Architecture | Independent ICLK/PCLK/FCLK/BCLK domains allow optimal frequency scaling per subsystem (e.g., 100 MHz CPU, 50 MHz peripherals, 50 MHz bus) |
| High-Density I/O | 134 general-purpose pins with 5-V tolerance on 18 signals, open-drain capability, and programmable drive strength simplify interface to legacy industrial sensors and actuators |
| AES Encryption Engine | Dedicated DEU block performs AES-128/192/256 encryption/decryption in ECB/CBC modes with zero CPU intervention |
Applications
| Industrial Ethernet Gateway | Secure PLC Communication Module |
|---|---|
Use Scenario: Aggregating Modbus RTU/TCP fieldbus data across multiple RS-485 networks and forwarding to cloud via Ethernet/WAN. IC Role / Device Role / Timing Role: Central protocol translator and real-time scheduler with deterministic Ethernet MAC timing and hardware timestamping. Use Value: Integrated Ethernet + CAN + RSPI eliminates external PHY and bridge ICs; 192 KB SRAM buffers multi-protocol packet queues without external DRAM. |
Use Scenario: Embedded communication module in DIN-rail PLCs handling encrypted firmware updates and secure HMI data exchange. IC Role / Device Role / Timing Role: Trusted execution environment with AES-256 decryption, CRC-verified boot, and watchdog-monitored runtime integrity checks. Use Value: On-chip DEU and IEC60730 safety features reduce certification effort; 1 MB flash stores dual-application images for fail-safe OTA updates. |
| Smart Energy Meter Hub | Building Automation Controller |
Use Scenario: Multi-tenant energy meter aggregation node collecting pulse/RS-485 meter data and reporting via Ethernet or cellular backhaul. IC Role / Device Role / Timing Role: Real-time data concentrator with RTC-synchronized time-of-use logging and hardware-triggered A/D sampling. Use Value: Battery-backed RTC and 12-bit A/D with sample-and-hold enable accurate kWh integration; 32 KB data flash stores tamper logs and calibration constants. |
Use Scenario: BACnet/IP or KNX-over-IP controller managing HVAC, lighting, and access systems in commercial buildings. IC Role / Device Role / Timing Role: Network-aware MCU with deterministic Ethernet latency, USB for local configuration, and CAN for legacy subsystem bridging. Use Value: Dual 10-bit DACs generate analog control signals (0–10 V/4–20 mA); 13× SCI ports support concurrent BACnet MSTP, Modbus, and proprietary protocols. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NWHDFB | D-version (-40°C to +85°C), same 1 MB flash/192 KB SRAM/176-pin LQFP, no G-grade temp rating | Suitable for non-automotive indoor industrial environments where extended temperature is not required | Select when cost sensitivity outweighs need for +105°C operation; identical pinout and firmware compatibility |
| R5F563NWDDFB | D-version, 1 MB flash/192 KB SRAM, but lacks Ethernet MAC and USB OTG functionality | Targeted at CAN/serial-only edge nodes where Ethernet connectivity is unnecessary | Choose only if Ethernet and USB are excluded from system architecture; reduced peripheral set lowers BOM cost |
Compared with R5F563NWHGFB#V0, R5F563NWHDFB offers identical performance and peripherals at lower thermal grade, while R5F563NWDDFB removes Ethernet and USB - making both alternatives viable only when those interfaces are unused, and neither provides drop-in replacement for G-version thermal requirements.
Availability
R5F563NWHGFB#V0 is available at Aetrix Electronics and suitable for industrial gateways, secure PLC modules, smart energy meter hubs, and building automation controllers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F563NWHGFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX63N Group is designed for real-time industrial connectivity applications demanding integrated Ethernet, functional safety compliance (IEC60730), and cryptographic security - targeting gateway, control, and edge intelligence use cases.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563NWHGFB#V0?
The R5F563NWHGFB#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS of processing performance using the 32-bit RX CPU core. Its single-precision IEEE-754 floating-point unit enables efficient math-intensive tasks such as motor control algorithms and sensor fusion - all within the R5F563NWHGFB#V0's deterministic real-time execution environment.
Does the R5F563NWHGFB#V0 support Ethernet connectivity, and what interfaces are available?
Yes, the R5F563NWHGFB#V0 integrates a full-featured Ethernet MAC supporting both 10/100 Mbps operation in full- and half-duplex modes. It supports MII and RMII physical layer interfaces via dedicated ETH_* pins, and includes an on-chip Ethernet DMA controller (EDMAC) with 2 KB TX/RX FIFOs - enabling efficient packet handling in the R5F563NWHGFB#V0 without external PHY dependency.
What are the memory resources available on the R5F563NWHGFB#V0?
The R5F563NWHGFB#V0 includes 1 MB of on-chip flash memory (executed at 100 MHz with zero wait states), 192 KB of SRAM (also zero-wait), and 32 KB of reprogrammable data flash rated for 100,000 erase/write cycles. These resources are fully accessible within the R5F563NWHGFB#V0's linear 4 GB address space and support background programming/erasing operations.
Is the R5F563NWHGFB#V0 qualified for industrial temperature operation?
Yes, the R5F563NWHGFB#V0 is the G-version part, specified for operation from -40°C to +105°C ambient temperature. This extended range is validated across all integrated peripherals - including Ethernet MAC, USB, CAN, and A/D converters - making the R5F563NWHGFB#V0 suitable for harsh industrial environments such as factory floors and outdoor infrastructure.
What safety and security features does the R5F563NWHGFB#V0 provide?
The R5F563NWHGFB#V0 includes hardware-accelerated AES-128/192/256 encryption (ECB/CBC), CRC calculation engine with three polynomials, oscillation-stop detection, A/D converter self-diagnostic, and independent watchdog timer - all aligned with IEC60730 Class B requirements. These features are integral to the R5F563NWHGFB#V0's architecture and require no external components to implement certified safety functions.
R5F563NWHGFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NWHGFB#V0 FAQ
1.How can I place an order for R5F563NWHGFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NWHGFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NWHGFB#V0 reliable?
The price and inventory of R5F563NWHGFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NWHGFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F563NWHGFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NWHGFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NWHGFB#V0?
R5F563NWHGFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NWHGFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NWHGFB#V0?
For technical support, including R5F563NWHGFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NWHGFB#V0 requirements.
6.How does Aetrix verify that R5F563NWHGFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563NWHGFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NWHGFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F563NWHGFB#V0?
All R5F563NWHGFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NWHGFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NWHGFB#V0 part is unused and in its original packaging.
Return procedure for R5F563NWHGFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NWHGFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

