Renesas R5F563NYDDFP#V0
- Part No.:
- R5F563NYDDFP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F563NYDDFP#V0.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,340
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NYDDFP#V0 from Renesas is a 100 MHz 32-bit RXv1 CPU-based microcontroller with integrated Ethernet MAC (10/100 Mbps), full-speed USB 2.0 host/function/OTG, three CAN channels, 12-bit and 10-bit A/D converters (21 + 8 channels), dual 10-bit D/A outputs, hardware AES encryption (DEU), and 1 MB on-chip flash memory. It operates from a single 2.7–3.6 V supply and supports industrial temperature range (−40 to +85°C) in a 100-pin LQFP package (PLQP0100KB-A).
For engineers reviewing the R5F563NYDDFP#V0 datasheet, R5F563NYDDFP#V0 pinout, R5F563NYDDFP#V0 application, or R5F563NYDDFP#V0 equivalent, this MCU is selected for embedded networking applications requiring deterministic real-time control, secure firmware updates via encrypted communication, and multi-protocol connectivity including Ethernet, USB, CAN, and I²C - all within a single-chip solution.
Technical Context
The R5F563NYDDFP#V0 implements the RXv1 core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU delivering 165 DMIPS at 100 MHz. It integrates dedicated DMA controllers (DMAC, EXDMAC, DTC) and an Ethernet-specific EDMAC with 2 KB TX/RX FIFOs to offload protocol processing from the CPU.
Its peripheral set includes MTU2 and TPU timers for PWM generation and encoder interfacing, a 13-channel SCI subsystem supporting asynchronous, SPI-like, and LIN modes, four I²C interfaces (one FM+), and a parallel data capture unit (PDC) - though PDC is not available in the 100-pin variant per Table 1.2.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK), enabling deterministic real-time execution |
| Flash Memory | 1 MB on-chip main flash, zero-wait-state access at 100 MHz |
| RAM | 256 KB SRAM, no-wait access for instruction and operand storage |
| Data Flash | 32 KB reprogrammable E² data flash, rated for 100,000 erase/write cycles |
| ADC | 21-channel 12-bit SAR ADC + 8-channel 10-bit SAR ADC, 1 µs conversion time @ 50 MHz PCLK |
| DAC | 2-channel 10-bit voltage-output DAC, 0 V to VREFH range |
| Ethernet Interface | IEEE 802.3-compliant 10/100 Mbps MAC with MII/RMII support and WoL/Magic Packet detection |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 × 14 mm, 0.5 mm pitch, RoHS compliant, with exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | 2.7–3.6 V digital/analog core supply; 100-pin layout includes dedicated AVCC0 and VREFH pins for ADC/DAC reference stability |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal for precise system timing; internal PLL generates 100 MHz ICLK |
| ETH_MDC / ETH_MDIO | Ethernet management interface | IEEE 802.3-compliant MDIO bus for PHY configuration and status monitoring |
| ETH_TXD[3:0] / ETH_RXD[3:0] | Ethernet data lanes | MII mode: 4-bit TX/RX data; RMII mode uses subset (TXD[1:0], RXD[1:0]) plus REF_CLK |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 full-speed interface | Integrated transceiver supports host/function/OTG; VBUS sensing enables automatic role switching |
| CAN0_TX / CAN0_RX | Channel 0 CAN transceiver interface | ISO 11898-1-compliant differential signaling; supports standard and extended frames up to 1 Mbps |
| AD000–AD020 | Analog input channels | 21 dedicated 12-bit ADC inputs; AD000–AD004, AD006, AD008–AD013 available in 100-pin package per Table 1.2 |
| DA00 / DA01 | Digital-to-analog outputs | Two independent 10-bit voltage-output DACs, each with configurable output buffer and reference source |
Key Features
| Feature | Design Value |
|---|---|
| Hardware AES Engine (DEU) | 128/192/256-bit key length with ECB/CBC modes enables secure firmware signing and encrypted OTA updates without CPU overhead |
| Real-Time Clock (RTC) | Calendar/clock with alarm, periodic interrupt, and battery-backed operation supports time-stamped logging and scheduled wake-up |
| Memory Protection Unit (MPU) | Configurable region-based protection prevents unauthorized code/data access - essential for IEC 60730 Class B compliance |
| IEC 60730 Support Functions | Includes oscillation-stop detection, CRC calculator, self-diagnostic A/D, IWDT, and frequency measurement for safety-critical firmware validation |
| Low-Power Modes | Four modes (Sleep, All-module clock stop, Software standby, Deep software standby) enable sub-µA retention with fast wake-up from peripherals |
| Debug Interface | FINE (2-wire) and JTAG support non-intrusive debugging and flash programming without dedicated debug pins |
Applications
| Industrial Ethernet Gateway | Secure PLC Communication Module |
|---|---|
Use Scenario: Edge gateway aggregating Modbus TCP, EtherNet/IP, and CANopen data from field devices into cloud-connected infrastructure. IC Role / Device Role / Timing Role: Primary controller executing protocol stacks, managing Ethernet/USB/CAN traffic, and performing real-time I/O scanning. Use Value: Integrated Ethernet MAC + USB + CAN eliminates external PHYs and bridge ICs; 100 MHz CPU ensures deterministic cycle times under multi-protocol load. |
Use Scenario: Safety-rated communication module in programmable logic controllers handling encrypted firmware updates and secure remote diagnostics. IC Role / Device Role / Timing Role: Trusted execution environment with hardware AES, MPU, and IEC 60730 diagnostic functions for certified control layer. Use Value: On-chip DEU and CRC engine reduce BOM cost and latency vs. external crypto co-processors; RTC enables tamper-proof event logging. |
| Medical Infusion Pump Controller | Building Automation Node |
Use Scenario: Closed-loop infusion pump with pressure sensing, motor control, and wireless update capability via USB or Ethernet. IC Role / Device Role / Timing Role: Real-time motion control engine with analog feedback (ADC), PWM waveform generation (MTU2/TPU), and secure update path. Use Value: 21-channel 12-bit ADC supports multi-sensor acquisition; dual 10-bit DAC drives precision current sources; USB OTG enables field service tooling. |
Use Scenario: Smart HVAC node integrating temperature/humidity sensing, relay control, and BACnet/IP or KNX-over-IP networking. IC Role / Device Role / Timing Role: Multi-interface concentrator managing sensor data, actuator timing, and IP stack offloading via Ethernet MAC. Use Value: 100-pin LQFP provides ample GPIO for discrete I/O expansion; 256 KB SRAM accommodates full TCP/IP stack + application logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NJDDFP#V0 | 1.5 MB flash, 256 KB RAM, same 100-pin LQFP package and peripheral set | Higher firmware capacity for complex protocol stacks or dual-application partitioning | Select when >1 MB flash is required for bootloader + application separation or future feature expansion |
| R5F563NECDFP#V0 | 2 MB flash, 128 KB RAM, identical package and clock/peripheral specs | Greater program storage for large RTOS images or encrypted firmware partitions | Choose when maximum flash density is prioritized over RAM headroom for memory-constrained designs |
Compared with R5F563NYDDFP#V0, R5F563NJDDFP#V0 offers 50% more flash while retaining identical RAM and I/O count - ideal for protocol-rich gateways; R5F563NECDFP#V0 doubles flash but reduces RAM by 50%, better suited for bootloaders or static firmware deployments where runtime heap is minimal.
Availability
R5F563NYDDFP#V0 is available at Aetrix Electronics and suitable for industrial automation, medical device control, and building management systems requiring stable component supply, long-term lifecycle assurance, and qualified sourcing for production ramp.
Supply support for R5F563NYDDFP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX63N Group, including R5F563NYDDFP#V0, was designed for industrial networking applications demanding integrated Ethernet, functional safety features (IEC 60730), and real-time deterministic performance in harsh environments.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563NYDDFP#V0?
The R5F563NYDDFP#V0 operates at a maximum system clock frequency of 100 MHz. Its 32-bit RXv1 CPU delivers 165 DMIPS of performance, supported by a 5-stage pipeline, single-precision IEEE-754 FPU, and ultra-compact variable-length instruction set. This enables deterministic real-time execution for industrial control loops and protocol stacks without external acceleration.
Does the R5F563NYDDFP#V0 include hardware encryption capabilities?
Yes, the R5F563NYDDFP#V0 integrates a Data Encryption Unit (DEU) supporting AES-128/192/256 encryption and decryption in ECB and CBC modes. This hardware accelerator enables secure firmware updates, encrypted communication, and data-at-rest protection without consuming CPU cycles - a key requirement for IEC 60730 Class B and UL 60730-certified applications.
Which communication interfaces are available on the R5F563NYDDFP#V0?
The R5F563NYDDFP#V0 provides Ethernet MAC (10/100 Mbps MII/RMII), full-speed USB 2.0 host/function/OTG, three CAN 2.0B channels, up to 13 SCI channels (with LIN/Smart Card modes), four I²C interfaces (one FM+), three RSPI channels, and one IEBus channel. Notably, the 100-pin package excludes the Parallel Data Capture Unit (PDC) per Table 1.2 of the datasheet.
What are the memory resources available on the R5F563NYDDFP#V0?
The R5F563NYDDFP#V0 includes 1 MB of on-chip flash memory (zero-wait-state at 100 MHz), 256 KB of SRAM (no-wait access), and 32 KB of reprogrammable E² data flash rated for 100,000 write/erase cycles. These resources support complex real-time applications with large code footprints, dynamic data buffers, and non-volatile parameter storage - all without external memory components.
Is the R5F563NYDDFP#V0 suitable for IEC 60730 safety-critical applications?
Yes, the R5F563NYDDFP#V0 includes multiple hardware features required for IEC 60730 Class B compliance: oscillation-stop detection, built-in CRC calculator, self-diagnostic A/D converter, independent watchdog timer (IWDT), and frequency measurement circuitry. Combined with its MPU and robust clock supervision, it enables certified firmware implementations for household appliances and industrial controls.
R5F563NYDDFP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 14x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NYDDFP#V0 FAQ
1.How can I place an order for R5F563NYDDFP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NYDDFP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NYDDFP#V0 reliable?
The price and inventory of R5F563NYDDFP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NYDDFP#V0 is usually 5 days.
3.What payment methods are accepted for R5F563NYDDFP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NYDDFP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NYDDFP#V0?
R5F563NYDDFP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NYDDFP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NYDDFP#V0?
For technical support, including R5F563NYDDFP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NYDDFP#V0 requirements.
6.How does Aetrix verify that R5F563NYDDFP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563NYDDFP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NYDDFP#V0 meets industry standards.
7.What is the process for return or replacement of R5F563NYDDFP#V0?
All R5F563NYDDFP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NYDDFP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NYDDFP#V0 part is unused and in its original packaging.
Return procedure for R5F563NYDDFP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NYDDFP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

