Renesas R5F563NYDGFC#V0
- Part No.:
- R5F563NYDGFC#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
R5F563NYDGFC#V0.pdf
- Description:
- 32BIT MCU RX63N
- Quantity:
- Payment:

- Shipping:

Inventory:4,842
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NYDGFC#V0 from Renesas is a 100 MHz 32-bit RXv1 CPU-based microcontroller with integrated Ethernet MAC (10/100 Mbps), full-speed USB 2.0 host/function/OTG, 3-channel CAN, 12-bit and 10-bit A/D converters (21 + 8 channels), dual 10-bit D/A outputs, hardware AES encryption (DEU), and 1 MB on-chip flash memory - designed for industrial networking gateways requiring real-time control, secure communication, and deterministic I/O.
For engineers reviewing the R5F563NYDGFC#V0 datasheet, R5F563NYDGFC#V0 pinout, R5F563NYDGFC#V0 application, or R5F563NYDGFC#V0 equivalent, this MCU delivers verified Ethernet + USB + CAN coexistence in a single LQFP-176 package, supports IEC60730 functional safety features including CRC, IWDT, and self-diagnostic A/D, and enables deterministic timing via MTU2/TPU timers with PWM, input capture, and phase counting.
Technical Context
The R5F563NYDGFC#V0 implements the RXv1 core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU delivering 165 DMIPS at 100 MHz. It integrates dedicated DMA controllers - DMAC (4 ch), EXDMAC (2 ch), and EDMAC (1 ch for Ethernet) - enabling concurrent high-bandwidth transfers without CPU intervention.
Its clock system includes PLL, HOCO (50 MHz), LOCO (125 kHz), and subclock oscillator support, with independent programmable dividers for ICLK (up to 100 MHz), PCLK (up to 50 MHz), FCLK (up to 50 MHz), and BCLK (up to 50 MHz). The device supports four low-power modes and battery-backed RTC operation down to 2.3 V on VBATT.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Flash Memory | 1 MB on-chip main flash, zero-wait-state access at 100 MHz, reprogrammable |
| RAM | 256 KB SRAM, zero-wait-state access, supports deep software standby backup |
| Peripherals | Ethernet MAC (10/100 Mbps, MII/RMII), USB 2.0 host/function/OTG, 3× CAN, 13× SCI, 4× RIIC, 3× RSPI, 21×12-bit + 8×10-bit A/D, 2×10-bit D/A |
| Security & Safety | AES-128/192/256 (ECB/CBC) via DEU, CRC calculator, IWDT, oscillation-stop detection, A/D self-diagnostic |
| Package & Temp | LQFP-176 (PLQP0176KB-A, 24 × 24 mm, 0.5 mm pitch), -40°C to +85°C (D version) |
| Power Supply | Single 2.7–3.6 V supply (VCC/AVCC0/VREFH/VCC_USB); VBATT = 2.0–3.6 V for 176-pin packages |
Pinout & Package
Package: PLQP0176KB-A - 176-pin LQFP, 24 mm × 24 mm, 0.5 mm pitch, exposed pad (thermal pad), RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, VREFH, VCC_USB | Core/analog/USB power supply | Must be decoupled individually; all tied to 2.7–3.6 V; VREFH sets A/D and D/A reference |
| VBATT | Battery backup supply | Connects to RTC and backup registers; operates down to 2.0 V for 176-pin packages |
| XTAL/EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystal; required for precise Ethernet/USB timing and PLL lock |
| MDIO/MDC | PHY management interface | IEEE 802.3-compliant MDIO bus for configuring external Ethernet PHY devices |
| ETXD0–ETXD3, ETXEN, ETXER, ERXD0–ERXD3, ERXDV, ERXER, ECRS, ECOL | Ethernet MII physical layer signals | Direct connection to MII-compliant PHY; RMII mode uses subset (e.g., TXD[1:0], RXD[1:0], REF_CLK) |
| USBDP/USBDM | USB 2.0 differential data pair | Full-speed (12 Mbps) signaling; requires 1.5 kΩ pull-up on USBDP for device enumeration |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet + USB + CAN co-integration | Enables single-chip industrial gateway design with simultaneous protocol stack execution and hardware-accelerated packet handling |
| Dual A/D subsystems | 21-channel 12-bit S12AD (1 µs conversion @ 50 MHz PCLK) + 8-channel 10-bit AD (self-diagnostic) support sensor fusion and redundancy |
| Hardware AES engine (DEU) | Offloads encryption/decryption for TLS, firmware signing, and secure boot - no CPU cycles consumed per block |
| IEC60730-compliant safety functions | Includes oscillation-stop detection, CRC calculator, IWDT, and A/D self-test - reduces certification effort for Class B appliances |
| Flexible timer system | MTU2 (6 ch) + TPU (12 ch) + TMR (4 ch) + CMT (4 ch) provide synchronized PWM, encoder input, time-capture, and baud-rate generation |
Applications
| Industrial Ethernet Gateway | Secure PLC Communication Module |
|---|---|
|
Use Scenario: Aggregating Modbus TCP, EtherNet/IP, and PROFINET traffic between fieldbus networks and cloud SCADA systems. IC Role / Device Role / Timing Role: Primary protocol processor with hardware Ethernet MAC, USB debug interface, and CAN for legacy device bridging. Use Value: Eliminates external PHY and protocol offload ICs; deterministic interrupt latency (<1 µs) ensures cycle-accurate packet scheduling. |
Use Scenario: Embedded module in programmable logic controllers performing encrypted firmware updates and secure remote diagnostics. IC Role / Device Role / Timing Role: Trusted execution environment with AES-256 decryption, CRC validation, and watchdog supervision of critical control loops. Use Value: Hardware DEU enables OTA update verification in <5 ms per 1 KB block; IWDT and oscillation detection meet SIL-2 requirements. |
| Multi-Protocol Building Controller | Energy Management System Hub |
|
Use Scenario: HVAC and lighting controller interfacing BACnet MS/TP (via RS485 SCI), KNX (via EIB), and LonWorks over IEBus. IC Role / Device Role / Timing Role: Real-time multi-interface coordinator using SCI, IEBus, and RIIC with shared DMA resources. Use Value: 13 SCI channels and dedicated IEBus module enable native protocol support without software emulation overhead. |
Use Scenario: Central hub collecting metering data from smart meters (via RS485/SCI), solar inverters (CAN), and environmental sensors (I2C). IC Role / Device Role / Timing Role: Data concentrator with timestamped A/D sampling (RTC + input capture), secure storage (AES-encrypted data flash), and USB/ETH upload. Use Value: 256 KB SRAM buffers >10 minutes of 100 Hz sensor data; hardware RTC with time-capture ensures traceable event logging. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NWHDFC | Same RX63N Group, same LQFP-176 package, but 1 MB flash + 192 KB RAM (vs. 256 KB in R5F563NYDGFC#V0) | Suitable where reduced RAM footprint suffices and cost optimization is prioritized over buffer headroom | Select R5F563NWHDFC if application requires <200 KB runtime RAM and benefits from lower unit cost |
| R5F563NJDDFC | Same package, 1.5 MB flash + 256 KB RAM, adds extra flash for larger protocol stacks or dual-bank firmware | Preferred for future-proofing with field-upgradable firmware images or extended feature sets | Choose R5F563NJDDFC when bootloader resilience, OTA rollback, or expanded web server assets are required |
Compared with R5F563NYDGFC#V0, R5F563NWHDFC trades 64 KB RAM for lower cost in identical footprint, while R5F563NJDDFC adds 512 KB flash for robust firmware partitioning - both retain identical peripheral sets, Ethernet/USB/CAN timing behavior, and safety features.
Availability
R5F563NYDGFC#V0 is available at Aetrix Electronics and suitable for industrial networking gateways, secure PLC modules, building automation controllers, and energy management hubs requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for R5F563NYDGFC#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX63N Group - including R5F563NYDGFC#V0 - was engineered for deterministic real-time control in networked industrial equipment, integrating Ethernet, USB, CAN, and functional safety features into a single scalable MCU platform.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563NYDGFC#V0?
The R5F563NYDGFC#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS using the 32-bit RXv1 CPU core with integrated IEEE-754 single-precision floating-point unit. Its 5-stage pipeline, variable-length instruction set, and on-chip multiplier/divider enable deterministic real-time execution critical for industrial control loops and protocol stack processing in the R5F563NYDGFC#V0.
Does the R5F563NYDGFC#V0 support Ethernet connectivity, and what PHY interfaces does it include?
Yes, the R5F563NYDGFC#V0 integrates a full IEEE 802.3-compliant Ethernet MAC supporting 10/100 Mbps in full- and half-duplex modes. It provides MII (Media Independent Interface) and RMII (Reduced MII) signal sets, along with MDIO/MDC for PHY configuration. The dedicated EDMAC channel handles descriptor-based packet transfers, offloading the CPU during high-throughput traffic - a core capability of the R5F563NYDGFC#V0.
What are the memory resources available on the R5F563NYDGFC#V0?
The R5F563NYDGFC#V0 includes 1 MB of on-chip flash memory (zero-wait-state at 100 MHz), 256 KB of SRAM (zero-wait-state, with deep software standby backup), and 32 KB of data flash (reprogrammable up to 100,000 times). These resources support complex protocol stacks, real-time buffering, and secure firmware storage - all directly accessible without external memory controllers in the R5F563NYDGFC#V0.
Is the R5F563NYDGFC#V0 suitable for IEC60730 Class B compliance, and which safety features does it offer?
Yes, the R5F563NYDGFC#V0 includes multiple hardware features aligned with IEC60730 Class B requirements: oscillation-stoppage detection, independent watchdog timer (IWDT), CRC calculator, self-diagnostic A/D converter test, and frequency measurement units. These are documented in the R01DS0098EJ0180 datasheet and reduce software certification burden - making the R5F563NYDGFC#V0 appropriate for safety-critical appliance and industrial control applications.
What package type and pin count does the R5F563NYDGFC#V0 use?
The R5F563NYDGFC#V0 is housed in a PLQP0176KB-A package: a 176-pin LQFP measuring 24 mm × 24 mm with 0.5 mm pitch and an exposed thermal pad. This package supports full peripheral access - including all 13 SCI channels, 4 RIIC interfaces, Ethernet MII pins, USB DP/DM, and 133 general-purpose I/Os - and is rated for -40°C to +85°C operation (D version), as specified for the R5F563NYDGFC#V0.
R5F563NYDGFC#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 133
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NYDGFC#V0 FAQ
1.How can I place an order for R5F563NYDGFC#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NYDGFC#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NYDGFC#V0 reliable?
The price and inventory of R5F563NYDGFC#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NYDGFC#V0 is usually 5 days.
3.What payment methods are accepted for R5F563NYDGFC#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NYDGFC#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NYDGFC#V0?
R5F563NYDGFC#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NYDGFC#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NYDGFC#V0?
For technical support, including R5F563NYDGFC#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NYDGFC#V0 requirements.
6.How does Aetrix verify that R5F563NYDGFC#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563NYDGFC#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NYDGFC#V0 meets industry standards.
7.What is the process for return or replacement of R5F563NYDGFC#V0?
All R5F563NYDGFC#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NYDGFC#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NYDGFC#V0 part is unused and in its original packaging.
Return procedure for R5F563NYDGFC#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NYDGFC#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

