My Inquiry
My Account
Renesas R5F563NYDGFP#V0
- Part No.:
- R5F563NYDGFP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F563NYDGFP#V0.pdf
- Description:
- 32BIT MCU RX63N
- Quantity:
- Payment:
- Shipping:
Inventory:1,577
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NYDGFP#V0 from Renesas is a 100 MHz 32-bit RXv1 CPU-based microcontroller in the RX63N Group, featuring integrated Ethernet MAC (10/100 Mbps), full-speed USB 2.0 host/function/OTG, 3-channel CAN, 12-bit and 10-bit A/D converters (21 + 8 channels), 2-channel 10-bit D/A, hardware AES encryption (DEU), and 1 MB on-chip flash with 256 KB SRAM - designed for industrial networking gateways requiring real-time control, secure firmware updates, and deterministic I/O.
For engineers reviewing the R5F563NYDGFP#V0 datasheet, R5F563NYDGFP#V0 pinout, R5F563NYDGFP#V0 application, or R5F563NYDGFP#V0 equivalent, key selection considerations include its LQFP-100 package with 78 GPIOs (17 × 5-V tolerant), Ethernet MAC + RMII/MII support, dual USB ports, and -40°C to +85°C industrial temperature rating - critical for embedded edge devices with mixed analog/digital signal acquisition and wired connectivity.
Technical Context
The R5F563NYDGFP#V0 implements the RXv1 core with CISC Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU delivering 165 DMIPS at 100 MHz. It integrates dedicated DMA controllers (DMAC, EXDMAC, DTC) and an Ethernet-specific EDMAC with 2 KB TX/RX FIFOs to offload protocol processing from the CPU.
Its peripheral set includes three independent CAN modules (ISO 11898-1 compliant, 32 mailboxes each), 13 SCI channels supporting UART/I²C/SPI/LIN modes, four RIIC interfaces (one FM+ capable of 1 Mbps), and a parallel data capture unit (PDC) - all synchronized to programmable clock domains (ICLK up to 100 MHz, PCLK up to 50 MHz).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 1 MB on-chip flash (no wait states @100 MHz), 256 KB SRAM, 32 KB data flash (100k write cycles) |
| Connectivity | Ethernet MAC (10/100 Mbps, MII/RMII), USB 2.0 host/function/OTG (full-speed), 3× CAN, 13× SCI, 4× I²C (1× FM+), 3× SPI |
| Analog Peripherals | 21× 12-bit ADC (1 µs conversion @50 MHz PCLK), 8× 10-bit ADC, 2× 10-bit DAC, on-die temperature sensor (±1°C) |
| Security & Timing | AES-128/192/256 (ECB/CBC) via DEU, RTC with battery backup, IWDT with dedicated LOCO clock, CRC calculator |
| Package & Environment | LQFP-100 (PLQP0100KB-A, 14 × 14 mm, 0.5 mm pitch), 78 GPIOs (17 × 5-V tolerant), -40°C to +85°C operating range |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 × 14 mm body, 0.5 mm pitch, exposed thermal pad (EP), RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Core I/O supply (2.7–3.6 V); 12 dedicated VCC/VSS pairs ensure stable operation under mixed analog/digital loads |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 4–16 MHz external crystals for precise system clock generation; internal PLL enables 100 MHz ICLK |
| ETH_MDC / ETH_MDIO | Ethernet management interface | IEEE 802.3-compliant MDIO bus for PHY configuration and status monitoring |
| ETH_RXD0–3 / ETH_TXD0–3 | Ethernet data lanes | 4-bit RMII or 8-bit MII interface; supports full/half-duplex 10/100 Mbps with flow control (IEEE 802.3x) |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 physical interface | Dedicated full-speed transceiver pins; VBUS sensing enables automatic host/device role detection per OTG spec |
| AD00–AD20 / AD0–AD7 | Analog input channels | 21× 12-bit + 8× 10-bit ADC inputs with shared sample-and-hold; selectable reference (VREFH or internal) |
| DA0 / DA1 | Digital-to-analog outputs | 2× 10-bit voltage-output DACs (0 V to VREFH), usable for sensor calibration or analog actuator control |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet MAC + RMII/MII | Hardware-accelerated IEEE 802.3 frame handling with descriptor-based EDMAC reduces CPU load by >70% vs. software stack |
| Dual USB 2.0 Ports | Independent host and function controllers enable simultaneous device enumeration and peripheral attachment without hub dependency |
| Three CAN Controllers | Each supports standard/extended frames and 32 mailboxes; enables multi-bus automotive or industrial fieldbus bridging |
| Hardware AES Engine (DEU) | Zero-cycle-overhead encryption/decryption for OTA firmware updates and secure boot verification |
| Flexible Clock System | Independent ICLK/PCLK/FCLK/BCLK domains allow optimized power/performance trade-offs across CPU, peripherals, flash, and bus |
Applications
| Industrial Ethernet Gateway | Secure PLC Communication Module |
|---|---|
Use Scenario: Aggregating Modbus RTU/ASCII data from legacy sensors and tunneling over TCP/IP to cloud SCADA systems. IC Role / Device Role / Timing Role: Primary MCU executing real-time protocol translation, Ethernet packet assembly, and USB-based field service interface. Use Value: Integrated Ethernet MAC + dual USB eliminates external PHY and bridge ICs; 1 MB flash stores dual firmware images for safe OTA updates. |
Use Scenario: Field-deployed module enabling encrypted firmware updates and secure remote diagnostics for distributed PLC I/O racks. IC Role / Device Role / Timing Role: Trusted execution environment managing AES-encrypted firmware validation, secure boot, and tamper-resistant logging. Use Value: On-chip DEU performs AES-256 CBC decryption in <10 µs per 16-byte block; unique ID enables device-specific key binding. |
| Multi-Protocol Industrial HMI | Networked Motor Control Node |
Use Scenario: Touch-enabled HMI panel interfacing with CANopen drives, EtherCAT slaves, and local USB storage for recipe management. IC Role / Device Role / Timing Role: Central controller coordinating display refresh (via PDC), CAN message scheduling, and USB mass storage access. Use Value: 13 SCI channels support concurrent RS-485 (Modbus), LIN (panel buttons), and smart-card (access control) interfaces without external UART expanders. |
Use Scenario: Compact motor drive node performing current/voltage sensing, PWM generation, and Ethernet-based motion command reception. IC Role / Device Role / Timing Role: Real-time control unit running PID loops at 10 kHz while servicing Ethernet TCP/IP stack and CAN diagnostics. Use Value: MTU2 + TPU timers deliver synchronized 100 ns-resolution PWM with dead-time insertion; 21-channel 12-bit ADC samples phase currents at 1 MSPS. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NEDDFP | 2 MB flash, 256 KB SRAM, same LQFP-100 package, identical peripheral set | Higher memory headroom for complex protocol stacks (e.g., MQTT + TLS + web server) | Select when firmware size exceeds 1 MB or additional SRAM is needed for large buffers or RTOS heap |
| R5F563NECDFP | 2 MB flash, 128 KB SRAM, same LQFP-100 package, identical peripheral set | Balanced memory allocation for applications needing more code space but less runtime RAM | Choose for cost-sensitive designs where 128 KB SRAM suffices for dual CAN/Ethernet stacks and minimal GUI rendering |
Compared with R5F563NYDGFP#V0, R5F563NEDDFP offers double flash and SRAM for future-proofing, while R5F563NECDFP trades SRAM for lower BOM cost - both retain identical Ethernet, USB, CAN, and analog capabilities in the same footprint.
Availability
R5F563NYDGFP#V0 is available at Aetrix Electronics and suitable for industrial gateways, secure PLC modules, networked HMIs, and motor control nodes requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for R5F563NYDGFP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT markets.
The RX63N Group targets industrial automation and networking applications, integrating high-performance CPU, rich connectivity (Ethernet/USB/CAN), and security features into a single chip to reduce system complexity and certification effort.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563NYDGFP#V0?
The R5F563NYDGFP#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS using the RXv1 32-bit CPU core with integrated IEEE-754 single-precision floating-point unit. Its 5-stage pipeline, variable-length instruction set, and hardware multiplier/divider enable deterministic real-time execution critical for industrial control loops and communication stacks.
Does the R5F563NYDGFP#V0 support Ethernet connectivity, and what interface options are available?
Yes, the R5F563NYDGFP#V0 includes a fully integrated Ethernet MAC compliant with IEEE 802.3, supporting 10/100 Mbps in full- and half-duplex modes. It provides both MII and RMII interface options, along with dedicated pins for ETH_MDC/MDIO, ETH_RXD0–3, and ETH_TXD0–3 - enabling direct connection to standard PHYs without external glue logic.
How many analog-to-digital converter channels does the R5F563NYDGFP#V0 provide, and what are their resolutions?
The R5F563NYDGFP#V0 integrates two independent ADC units: a 12-bit S12AD module with 21 input channels and an 8-channel 10-bit AD module. Both support sample-and-hold, software/triggered conversion start, and share reference voltage options - enabling simultaneous high-precision current sensing and auxiliary voltage monitoring in motor control or power supply applications.
What security features are built into the R5F563NYDGFP#V0 for firmware protection?
The R5F563NYDGFP#V0 includes a dedicated Data Encryption Unit (DEU) supporting AES-128/192/256 encryption and decryption in ECB and CBC modes. Combined with a unique 16-byte device ID (G-version only), memory protection unit (MPU), and secure boot capability, it enables robust firmware authentication, encrypted OTA updates, and tamper-resistant key storage for industrial IoT deployments.
What is the package type and pin count of the R5F563NYDGFP#V0, and how many GPIOs are available?
The R5F563NYDGFP#V0 uses a 100-pin LQFP package (PLQP0100KB-A, 14 × 14 mm, 0.5 mm pitch) with 78 general-purpose I/O pins - including 17 pins rated for 5-V tolerance. It also provides dedicated pins for Ethernet, USB, CAN, and analog functions, making it suitable for compact industrial control boards with mixed-signal requirements.
R5F563NYDGFP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 14x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NYDGFP#V0 FAQ
1.How can I place an order for R5F563NYDGFP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NYDGFP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NYDGFP#V0 reliable?
The price and inventory of R5F563NYDGFP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NYDGFP#V0 is usually 5 days.
3.What payment methods are accepted for R5F563NYDGFP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NYDGFP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NYDGFP#V0?
R5F563NYDGFP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NYDGFP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NYDGFP#V0?
For technical support, including R5F563NYDGFP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NYDGFP#V0 requirements.
6.How does Aetrix verify that R5F563NYDGFP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563NYDGFP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NYDGFP#V0 meets industry standards.
7.What is the process for return or replacement of R5F563NYDGFP#V0?
All R5F563NYDGFP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NYDGFP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NYDGFP#V0 part is unused and in its original packaging.
Return procedure for R5F563NYDGFP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NYDGFP#V0 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
