Renesas R5F563NYHGFB#V0
- Part No.:
- R5F563NYHGFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F563NYHGFB#V0.pdf
- Description:
- 32BIT MCU RX63N
- Quantity:
- Payment:

- Shipping:

Inventory:3,994
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563NYHGFB#V0 from Renesas is a 100 MHz 32-bit RX63N Group microcontroller with integrated Ethernet MAC, single-precision FPU, 165 DMIPS performance, 1 MB on-chip flash, 256 KB SRAM, and 32 KB data flash. It supports IEEE 802.3 10/100 Mbps Ethernet, full-speed USB 2.0 host/function/OTG, three CAN channels, and 12-bit/10-bit A/D converters - deployed in industrial gateways requiring real-time protocol bridging and secure local network edge control.
For engineers reviewing the R5F563NYHGFB#V0 datasheet, R5F563NYHGFB#V0 pinout, R5F563NYHGFB#V0 application, or R5F563NYHGFB#V0 equivalent, key selection criteria include Ethernet MAC + USB OTG coexistence, 256 KB SRAM for protocol stack buffering, 1 MB flash for dual-bank firmware updates, -40°C to +85°C operation, and LQFP-176 package compatibility with industrial PCB layout constraints.
Technical Context
The R5F563NYHGFB#V0 implements the 32-bit RX CPU core with Harvard architecture, 5-stage pipeline, and variable-length instructions - enabling ultra-compact code density and deterministic interrupt latency. It integrates dedicated hardware accelerators including a DMA controller (4 channels), EXDMA (2 channels), DTC, and EDMAC for Ethernet offload.
Its clock system combines external crystal oscillator support (4–16 MHz), internal PLL, 50-MHz HOCO, and 125-kHz LOCO - with independent frequency division for ICLK (up to 100 MHz), PCLK (up to 50 MHz), FCLK (up to 50 MHz), and BCLK (up to 50 MHz). The MCU includes MPU, CRC calculator, AES-128/192/256 DEU, and IEC60730 safety functions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RX 32-bit CISC CPU with 5-stage pipeline and 165 DMIPS @ 100 MHz |
| Max Clock | 100 MHz system clock (ICLK); peripheral clock (PCLK) up to 50 MHz |
| Memory | 1 MB flash (no wait states @ 100 MHz), 256 KB SRAM, 32 KB reprogrammable data flash |
| Connectivity | Ethernet MAC (10/100 Mbps, MII/RMII), USB 2.0 host/function/OTG, 3× CAN, 13× SCI, 4× RIIC, 3× RSPI |
| Analog | 21-channel 12-bit A/D (1 µs conversion), 8-channel 10-bit A/D, 2-channel 10-bit D/A, on-die temperature sensor (±1°C) |
| Security & Safety | AES-128/192/256 encryption/decryption (ECB/CBC), CRC calculator, MPU, IEC60730 self-diagnostic features |
| Package | LQFP-176 (PLQP0176KB-A), 24 × 24 mm, 0.5 mm pitch, -40°C to +85°C operating range |
Pinout & Package
Package: PLQP0176KB-A - 176-pin LQFP, 24 × 24 mm body, 0.5 mm pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power supply / Ground | Dual 2.7–3.6 V domains (core/analog/USB); 133 general-purpose I/O pins with 5-V tolerance on 18 pins |
| XTAL / EXTAL | Main clock oscillator input/output | Supports 4–16 MHz crystal; enables precise timing for Ethernet MAC and USB frame synchronization |
| ETH_MDC / ETH_MDIO | Ethernet management interface | IEEE 802.3-compliant MDIO bus for PHY configuration and status monitoring |
| ETH_TXD[3:0] / ETH_RXD[3:0] | Ethernet data lanes | MII interface signals; RMII mode uses subset (TXD0/1, RXD0/1, TX_EN, CRS_DV, REF_CLK) |
| USB_VBUS / USB_ID / USB_DP / USB_DM | USB 2.0 physical interface | Full-speed OTG-capable transceiver; VBUS sensing and ID pin enable host/peripheral role negotiation |
| AD00–AD20 / AD0–AD7 | Analog input channels | 21× 12-bit and 8× 10-bit A/D inputs with sample-and-hold; shared with GPIO pins |
| DA0 / DA1 | Digital-to-analog outputs | 2× 10-bit voltage-output DACs referenced to VREFH (2.7–AVCC0) |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet + USB co-integration | Enables single-chip industrial gateway design with concurrent wired LAN and USB peripheral/host connectivity |
| 256 KB zero-wait-state SRAM | Supports real-time TCP/IP stack, USB device descriptors, and CAN FD message buffers without external memory |
| Hardware crypto engine (DEU) | AES-128/192/256 acceleration reduces firmware overhead for TLS handshake and encrypted firmware updates |
| IEC60730 compliance support | Includes oscillation-stop detection, CRC calculator, IWDT, and A/D self-diagnostic - simplifies Class B certification |
| Flexible clock domain partitioning | Independent ICLK/PCLK/FCLK/BCLK dividers allow optimized power/performance trade-offs per subsystem |
Applications
| Industrial Ethernet Gateway | Secure PLC Communication Module |
|---|---|
|
Use Scenario: Protocol translation between Modbus TCP, EtherNet/IP, and fieldbus devices in factory automation. IC Role / Device Role / Timing Role: Primary application processor running RTOS, managing dual Ethernet ports and multiple serial interfaces. Use Value: Integrated Ethernet MAC and 256 KB SRAM eliminate external PHY buffer RAM; 1 MB flash accommodates dual-image firmware for safe OTA updates. |
Use Scenario: Secure remote I/O module with encrypted command channel and tamper-resistant firmware storage. IC Role / Device Role / Timing Role: Trusted execution environment for cryptographic operations and secure boot verification. Use Value: On-chip AES engine accelerates TLS 1.2 handshake; MPU and CRC calculator meet IEC60730 Class B functional safety requirements. |
| Human-Machine Interface (HMI) Controller | Building Automation Edge Node |
|
Use Scenario: Touch-enabled panel with local display rendering, USB host for flash drives, and Ethernet backhaul. IC Role / Device Role / Timing Role: Application controller interfacing with LCD via parallel bus and handling USB mass storage. Use Value: EXDMA channels enable direct TFT LCD refresh from SRAM; USB OTG supports field firmware loading without PC dependency. |
Use Scenario: BACnet/IP or KNX-over-IP node aggregating HVAC sensor data and actuator commands. IC Role / Device Role / Timing Role: Network edge concentrator with real-time scheduling of BACnet MSTP polling and IP packet forwarding. Use Value: 100 MHz CPU and 165 DMIPS deliver deterministic response under 100 ms latency; RTC with battery backup maintains time-critical scheduling during power loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563NJHDFC | Same LQFP-176 package, 1.5 MB flash, 256 KB SRAM, identical peripheral set | Higher flash capacity supports larger protocol stacks (e.g., OPC UA server + TLS) | Select when firmware image size exceeds 1 MB or dual-bank update reliability is critical |
| R5F563NYHDFB | LQFP-144 package, same 1 MB flash/256 KB SRAM, but reduced I/O count (111 vs. 133) and no SDRAM interface | Compact footprint for space-constrained HMI or sensor nodes; lacks external bus expansion | Choose for cost-sensitive, lower-pin-count designs where Ethernet+USB suffices without external memory |
Compared with R5F563NYHGFB#V0, R5F563NJHDFC offers greater firmware headroom while maintaining identical real-time performance and security features; R5F563NYHDFB trades I/O and bus flexibility for smaller board area - making it suitable for volume HMI deployments where Ethernet+USB functionality remains central.
Availability
R5F563NYHGFB#V0 is available at Aetrix Electronics and suitable for industrial gateways, secure PLC modules, HMI controllers, and building automation edge nodes requiring stable component supply across multi-year production cycles.
Supply support for R5F563NYHGFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX63N Group, including R5F563NYHGFB#V0, was designed for real-time industrial networking applications demanding integrated Ethernet, USB, CAN, and functional safety - targeting gateway, control, and edge intelligence roles in harsh environments.
FAQ
What is the maximum operating frequency and core architecture of the R5F563NYHGFB#V0?
The R5F563NYHGFB#V0 operates at a maximum frequency of 100 MHz using the 32-bit RX CPU core with Harvard architecture, 5-stage pipeline, and variable-length instruction set. It delivers 165 DMIPS performance and includes single-precision IEEE-754 floating-point unit, two multiply-accumulate units, and 32-bit multiplier with one-cycle execution. This architecture enables deterministic real-time response in industrial control and networking applications where R5F563NYHGFB#V0 serves as the primary processing engine.
Does the R5F563NYHGFB#V0 support Ethernet and USB simultaneously, and what interfaces are provided?
Yes, the R5F563NYHGFB#V0 integrates both Ethernet MAC (IEEE 802.3 10/100 Mbps) and full-speed USB 2.0 host/function/OTG in a single chip. It supports MII or RMII for Ethernet and includes dedicated USB_VBUS, USB_ID, USB_DP, and USB_DM pins. The R5F563NYHGFB#V0 also provides separate DMA channels (EDMAC for Ethernet, DTC/DMAC for USB) to prevent bus contention - enabling concurrent protocol stack operation without CPU bottleneck, a key capability for industrial gateway use cases involving R5F563NYHGFB#V0.
What memory resources are available on the R5F563NYHGFB#V0, and how are they utilized in firmware design?
The R5F563NYHGFB#V0 includes 1 MB on-chip flash (no wait states at 100 MHz), 256 KB SRAM, and 32 KB reprogrammable data flash. The flash supports background programming and dual-bank operation for safe firmware updates; SRAM is used for real-time stack, protocol buffers, and heap allocation; data flash stores calibration data and configuration parameters. In practice, this memory configuration allows R5F563NYHGFB#V0-based designs to run FreeRTOS with lwIP TCP/IP stack, USB device descriptors, and CANopen object dictionary entirely from on-chip resources - eliminating external memory dependencies.
How does the R5F563NYHGFB#V0 support functional safety standards like IEC60730?
The R5F563NYHGFB#V0 includes hardware features required for Class B compliance under IEC60730: oscillation-stop detection for main/subclocks, built-in CRC calculator for memory/data integrity, independent watchdog timer (IWDT) with dedicated LOCO clock, self-diagnostic routines for the 10-bit A/D converter, and memory protection unit (MPU) for runtime privilege enforcement. These capabilities are documented in Renesas' IEC60730 compliance guide for the RX63N Group and directly implemented in R5F563NYHGFB#V0 silicon - reducing software certification effort for safety-critical industrial control applications.
What is the package type and thermal specification of the R5F563NYHGFB#V0?
The R5F563NYHGFB#V0 is packaged in a 176-pin LQFP (PLQP0176KB-A) with 24 × 24 mm body size, 0.5 mm pitch, and exposed thermal pad. It is rated for industrial temperature range of -40°C to +85°C (D version), with power supply voltage of 2.7–3.6 V. The package supports standard reflow soldering profiles and provides 133 general-purpose I/O pins - 18 of which are 5-V tolerant - making R5F563NYHGFB#V0 suitable for mixed-voltage industrial PCB designs requiring robust thermal performance and long-term reliability.
R5F563NYHGFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, SCI, SPI, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x10b, 21x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563NYHGFB#V0 FAQ
1.How can I place an order for R5F563NYHGFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563NYHGFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563NYHGFB#V0 reliable?
The price and inventory of R5F563NYHGFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563NYHGFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F563NYHGFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563NYHGFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563NYHGFB#V0?
R5F563NYHGFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563NYHGFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563NYHGFB#V0?
For technical support, including R5F563NYHGFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563NYHGFB#V0 requirements.
6.How does Aetrix verify that R5F563NYHGFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563NYHGFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563NYHGFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F563NYHGFB#V0?
All R5F563NYHGFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563NYHGFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563NYHGFB#V0 part is unused and in its original packaging.
Return procedure for R5F563NYHGFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563NYHGFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

