Renesas R5F563T4EDFM#X0
- Part No.:
- R5F563T4EDFM#X0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F563T4EDFM#X0.pdf
- Description:
- 32BIT MCU RX63T 32K LFQFP64 -40/
- Quantity:
- Payment:

- Shipping:

Inventory:1,735
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563T4EDFM#X0 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, USB 2.0 full-speed interface, CAN 2.0B (ISO 11898-1 compliant), and dedicated Digital Power Supply Controller (DPC) hardware acceleration. It operates across –40°C to +85°C and supports IEC60730 safety compliance functions including oscillation-stop detection and self-diagnostic A/D.
For engineers reviewing the R5F563T4EDFM#X0 datasheet, R5F563T4EDFM#X0 pinout, R5F563T4EDFM#X0 application, or R5F563T4EDFM#X0 equivalent, this MCU delivers deterministic PWM timing (312-ps resolution at 100 MHz), simultaneous 7-channel ADC sampling, and on-chip FPU for real-time control loop computation - critical for switched-mode power supply and inverter design.
Technical Context
The R5F563T4EDFM#X0 implements the RXv1 CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU - enabling 165 DMIPS at 100 MHz. Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent PCLKA/PCLKB/PCLKC/PCLKD domains for precise peripheral timing control.
It features two complementary PWM timer units: MTU3 (8 channels, 3-phase PWM with dead-time auto-generation) and GPT (8 channels, delay-controlled PWM with 312-ps edge placement accuracy). The DPC unit performs fixed-point compensator calculations using ADC measurement results, offloading the CPU from digital control math.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK), enabling sub-microsecond interrupt latency and real-time control |
| ADC Resources | Two 12-bit S12ADB units (4 ch × 2, simultaneous 7-ch sampling) + one 10-bit ADA (20 ch), all with self-diagnostic support |
| PWM Timing Resolution | 312 ps edge placement accuracy on GPT channels 0–3, enabling precise dead-time control in high-frequency inverters |
| Digital Power Control | Dedicated DPC hardware accelerator for PID/compensator calculation using 10-bit ADC inputs |
| Communication Interfaces | USB 2.0 FS (12 Mbps), CAN 2.0B (32 mailboxes), 5× SCI, 2× RIIC, 2× RSPI, no external bus interface |
| Memory | 256 KB on-chip flash (no wait states @ 100 MHz), 24 KB SRAM, 8 KB data flash (100k write cycles) |
| Operating Temperature | –40°C to +85°C (D version), qualified for industrial motor drives and SMPS systems |
Pinout & Package
Package: PLQP0064KB-A, 64-pin LQFP (10 × 10 mm, 0.5 mm pitch), lead-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core logic supply (2.7–3.6 V); separate AVCC/AVSS for analog domain (3.0–3.6 V) |
| XTAL, EXTAL | Main crystal oscillator input/output | Supports 4–12.5 MHz external crystal for precise clock generation and PLL reference |
| MTIOC0A–MTIOC3B | MTU3 waveform output pins | Drive 3-phase inverter legs with complementary PWM; POE3 enables hardware fault shutdown |
| GTIOCA0–GTIOCB3 | GPT waveform output pins | Generate high-resolution PWM with programmable delay (312 ps step) for auxiliary control signals |
| AD00–AD19 | Analog input channels | 20-channel 10-bit ADC input; AN000–AN007 also serve as 8-channel 12-bit S12ADB inputs |
| DA0, DA1 | Digital-to-analog outputs | 10-bit voltage outputs (0–VREF) for reference generation or analog feedback injection |
| TXD0, RXD0 | SCI0 asynchronous serial interface | Full-duplex UART for host communication, bootloader, or debug console |
| TXD12, RXD12 | SCI12 LIN-compatible interface | LIN 2.2-compliant transceiver for automotive subsystem communication |
| CAN_TX, CAN_RX | CAN 2.0B physical layer interface | Differential CAN bus connection supporting 1 Mbit/s operation with 32 configurable mailboxes |
| USB_VBUS, USB_D+, USB_D− | USB 2.0 full-speed interface | Self-powered or bus-powered USB device mode; integrated transceiver and 2 KB buffer RAM |
Key Features
| Feature | Design Value |
|---|---|
| Dedicated Digital Power Controller (DPC) | Hardware-accelerated fixed-point calculation engine for digital SMPS compensators, using real-time 10-bit ADC measurements |
| Simultaneous 7-Channel ADC Sampling | Coordinated sampling across two 12-bit S12ADB units enables accurate phase-current reconstruction in 3-phase motor control |
| 312-ps PWM Edge Placement Accuracy | Sub-nanosecond timing control on GPT outputs allows precise dead-time tuning for SiC/GaN gate drivers without CPU overhead |
| IEC60730 Safety Support | Integrated oscillation-stop detection, CRC calculator, IWDT with dedicated LOCO, and A/D self-diagnostic function for Class B compliance |
| Programmable Gain Amplifier (PGA) | 11-step gain selection (2× to 13.3×) per channel on S12ADB units enables direct current-sense signal conditioning without external op-amps |
| Hardware Fault Protection (POE3) | Port Output Enable 3 monitors MTU3/GPT outputs and forces pins to high-impedance on overcurrent or comparator fault - no firmware intervention required |
Applications
| Industrial Motor Drives | Switched-Mode Power Supplies |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase BLDC/PMSM motors in HVAC blowers and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms (Park/Clarke transforms, PI loops) via FPU and DPC; synchronized PWM and ADC sampling. Use Value: Eliminates need for external DSP or FPGA by integrating high-resolution PWM, simultaneous multi-channel ADC, and hardware math acceleration. |
Use Scenario: Digital control of isolated DC-DC converters (LLC, Phase-Shifted Full-Bridge) in telecom and server PSUs. IC Role / Device Role / Timing Role: Closed-loop regulation using DPC-calculated compensator outputs fed to 10-bit DACs; 100-MHz PWM for high-frequency switching. Use Value: Achieves <1% output regulation error under dynamic load with <500 ns control loop latency, meeting 80 PLUS Titanium requirements. |
| Automotive Body Electronics | Energy Storage Systems |
Use Scenario: LIN-based seat/mirror control modules with position sensing and motor actuation. IC Role / Device Role / Timing Role: SCI12 LIN transceiver handles protocol framing; MTU3 generates precise motor commutation timing; PGA conditions potentiometer signals. Use Value: Single-chip solution reduces BOM count vs. discrete MCU + LIN transceiver + analog front-end, while meeting AEC-Q100 stress test requirements. |
Use Scenario: Cell monitoring and balancing in lithium-ion battery packs for UPS and grid-tied storage. IC Role / Device Role / Timing Role: Simultaneous voltage/current/temperature acquisition across multiple cells using 20-channel 10-bit ADC and dual 12-bit ADCs with window comparators. Use Value: Enables autonomous cell-level fault detection (overvoltage, undervoltage, thermal runaway) with <10 µs response time via hardware-triggered interrupts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFP#V1 | 100-pin LQFP, 512 KB flash, 48 KB RAM, includes CAN module | Requires CAN bus connectivity; larger package limits PCB space-constrained designs | Select when CAN diagnostics or inter-module communication is mandatory and board layout accommodates 14×14 mm footprint |
| R5F563TBDDFP#V0 | 64-pin LQFP, 256 KB flash, 24 KB RAM, no CAN, same DPC/ADC/PWM features | Reduced memory and no CAN; identical analog/peripheral timing performance | Choose for cost-sensitive, CAN-free digital power or motor control where 256 KB flash suffices for firmware and safety routines |
Compared with R5F563T4EDFM#X0, R5F563TEADFP#V1 adds CAN and memory but increases size and cost, while R5F563TBDDFP#V0 retains identical analog control capability at lower memory and zero CAN - making it ideal for footprint- and budget-constrained SMPS designs.
Availability
R5F563T4EDFM#X0 is available at Aetrix Electronics and suitable for industrial motor drives, switched-mode power supplies, and energy storage systems requiring stable component supply, long-term lifecycle support, and IEC60730-certifiable silicon.
Supply support for R5F563T4EDFM#X0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563T4EDFM#X0 - was designed specifically for digital power conversion and motor control, integrating hardware accelerators (DPC), high-precision analog peripherals, and safety features to replace discrete controller + analog ASIC combinations.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563T4EDFM#X0?
The R5F563T4EDFM#X0 operates at a maximum system clock frequency of 100 MHz using its on-chip PLL. Its RXv1 32-bit CPU core delivers 165 DMIPS of processing performance, supported by single-precision IEEE-754 floating-point unit and dual multiply-accumulate units - enabling real-time execution of complex control algorithms in the R5F563T4EDFM#X0 without external co-processors.
Does the R5F563T4EDFM#X0 include CAN interface functionality?
No, the R5F563T4EDFM#X0 does not include the CAN module. It belongs to the "DD" product ID code variant (CAN module not included), as confirmed in Table 1.3 of the RX63T datasheet R01DS0087EJ0220. For CAN-enabled alternatives in the same package, consider R5F563TEADFP#V1 or R5F563TBADFP#V0.
What analog peripherals are integrated into the R5F563T4EDFM#X0?
The R5F563T4EDFM#X0 integrates two 12-bit S12ADB ADC units (4 channels × 2, with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit ADA ADC (20 channels), and two 10-bit DAC channels. These support simultaneous 7-channel sampling, self-diagnostic functions for IEC60730, and direct sensor signal conditioning - all essential for the R5F563T4EDFM#X0's target applications in power and motor control.
What is the purpose of the Digital Power Supply Controller (DPC) in the R5F563T4EDFM#X0?
The DPC in the R5F563T4EDFM#X0 is a dedicated hardware accelerator for digital power supply control, performing fixed-point compensator calculations (e.g., PID, Type II/III) using measurement data from the 10-bit ADC. It operates independently of the CPU, reducing control loop latency and freeing the RX core for higher-layer tasks - a key differentiator of the R5F563T4EDFM#X0 in SMPS applications.
Which package and pin count does the R5F563T4EDFM#X0 use?
The R5F563T4EDFM#X0 uses the PLQP0064KB-A package: a 64-pin LQFP measuring 10 × 10 mm with 0.5 mm pitch. This compact footprint supports high-density industrial PCB layouts while providing access to all critical peripherals - including MTU3/GPT PWM outputs, 20 ADC inputs, CAN-ready pins (unused), and USB D+/D− - as specified in the R5F563T4EDFM#X0 datasheet.
R5F563T4EDFM#X0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX63T
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 39
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563T4EDFM#X0 FAQ
1.How can I place an order for R5F563T4EDFM#X0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563T4EDFM#X0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563T4EDFM#X0 reliable?
The price and inventory of R5F563T4EDFM#X0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563T4EDFM#X0 is usually 5 days.
3.What payment methods are accepted for R5F563T4EDFM#X0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563T4EDFM#X0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563T4EDFM#X0?
R5F563T4EDFM#X0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563T4EDFM#X0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563T4EDFM#X0?
For technical support, including R5F563T4EDFM#X0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563T4EDFM#X0 requirements.
6.How does Aetrix verify that R5F563T4EDFM#X0 is sourced from the original manufacturer or authorized distributors?
All R5F563T4EDFM#X0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563T4EDFM#X0 meets industry standards.
7.What is the process for return or replacement of R5F563T4EDFM#X0?
All R5F563T4EDFM#X0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563T4EDFM#X0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563T4EDFM#X0 part is unused and in its original packaging.
Return procedure for R5F563T4EDFM#X0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563T4EDFM#X0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

