Renesas R5F563T4EGFM#V0
- Part No.:
- R5F563T4EGFM#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F563T4EGFM#V0.pdf
- Description:
- 32BIT MCU RX63T
- Quantity:
- Payment:

- Shipping:

Inventory:1,224
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563T4EGFM#V0 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, USB 2.0 full-speed interface, CAN 2.0B channel, and dedicated Digital Power Supply Controller (DPC) hardware acceleration. It operates across –40°C to +105°C and supports IEC60730 safety compliance.
For engineers reviewing the R5F563T4EGFM#V0 datasheet, R5F563T4EGFM#V0 pinout, R5F563T4EGFM#V0 application, or R5F563T4EGFM#V0 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), simultaneous 7-channel ADC sampling capability, on-chip DPC unit for SMPS control loop computation, and GPT/MTU3 complementary PWM generation with automatic dead-time insertion - all in a 100-pin LQFP package.
Technical Context
The R5F563T4EGFM#V0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU). Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent clock domains (ICLK up to 100 MHz, PCLKA up to 100 MHz for timers, PCLKD up to 50 MHz for S12ADB).
It features dual A/D subsystems: two independent 12-bit S12ADB units (4 channels × 2) supporting simultaneous sampling, self-diagnosis, and programmable gain (11-step amplification); plus one 10-bit ADA unit with 20 channels and 0.5 µs conversion time at 100 MHz ADCLK. The DPC unit performs fixed-point compensator calculations using real-time ADC inputs for digital SMPS control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 512 KB on-chip flash (no wait states @ 100 MHz), 48 KB SRAM, 32 KB data flash (100k erase/write cycles) |
| ADC | Two 12-bit S12ADB units (4 ch × 2, 1.0 µs/ch @ 50 MHz PCLKD), one 10-bit ADA unit (20 ch, 0.5 µs/ch @ 100 MHz ADCLK) |
| PWM & Timers | MTU3 (8 ch @ 100 MHz) + GPT (8 ch @ 100 MHz) with three-phase complementary PWM, dead-time control, and 312-ps PWM delay resolution |
| Communication | USB 2.0 full-speed (12 Mbps), CAN 2.0B (1 ch, 32 mailboxes), 5× SCI, 2× RIIC, 2× RSPI, 2× 10-bit DAC |
| Package & Temp | PLQP0100KB-A 100-pin LQFP (14 × 14 mm, 0.5 mm pitch), –40°C to +105°C operating range (G version) |
| Safety & Power | IEC60730 support: oscillation-stop detection, CRC calculator, IWDT, ADC self-diagnostic, register write protection |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 mm × 14 mm body, 0.5 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dual power domains: VCC/PLLVCC (4.0–5.5 V), AVCC/AVCC0 (4.0–5.5 V or 3.0–3.6 V), VCC_USB (3.0–3.6 V) |
| XTAL, EXTAL | Main crystal oscillator input/output | Supports 4–12.5 MHz external crystal; enables PLL-based 100 MHz system clock |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels with complementary PWM, phase counting, and A/D trigger outputs |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Four GPT channels with single/three-phase complementary PWM, interlocking with comparator |
| AN000–AN019 | Analog input channels | 20 total ADC inputs: 8 for S12ADB (4 per unit), 12 for ADA (20-channel unit shares 12 pins) |
| DA0, DA1 | Digital-to-analog outputs | Two independent 10-bit DACs with 0 V to VREF output range, usable for reference or feedback generation |
| CAN_TX, CAN_RX | CAN bus physical layer interface | Dedicated differential pair compliant with ISO 11898-1; supports standard/extended frames and 32 mailbox FIFO |
| USB_DP, USB_DM | USB 2.0 differential data lines | Full-speed (12 Mbps) transceiver with internal termination; supports device mode and OTG |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point compensator engine using real-time 10-bit ADC inputs for closed-loop SMPS control |
| Simultaneous 7-channel ADC Sampling | Coordinated sampling across three ADC units (two S12ADB + one ADA) enables synchronized voltage/current sensing in multi-phase inverters |
| 312-ps PWM Timing Resolution | Sub-nanosecond delay control on GPT PWM outputs allows precise dead-time tuning and gate driver timing alignment |
| IEC60730 Safety Hardware | Integrated oscillation-stop detection, frequency measurement (CAC), CRC calculator, IWDT, and ADC self-test reduce external safety component count |
| Programmable Gain Amplifier (PGA) | 11-step gain (2.0× to 13.3×) per S12ADB channel enables direct low-level current shunt signal conditioning without external op-amps |
Applications
| Industrial Motor Drive | Digital Switch-Mode Power Supply |
|---|---|
|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, synchronized PWM generation for 3-phase inverter, and simultaneous current/voltage sampling via dual S12ADB units. Use Value: Enables <1 µs current-loop update with hardware-accelerated trigonometric and Clarke/Park transforms via RX CPU+FPU, reducing MCU load and jitter. |
Use Scenario: Digital control of isolated DC-DC converters (e.g., LLC resonant, phase-shifted full-bridge) requiring adaptive voltage regulation and fault response. IC Role / Device Role / Timing Role: DPC unit computes PID/compensator outputs using 10-bit ADC feedback; MTU3 triggers synchronous rectifier timing and soft-start sequencing. Use Value: Eliminates need for external DSP or analog compensation networks; achieves <500 ns loop latency with integrated ADC-PWM correlation. |
| Automotive Onboard Charger (OBC) | Uninterruptible Power Supply (UPS) |
|
Use Scenario: Bidirectional AC/DC and DC/DC conversion in EV onboard chargers complying with ISO 15118 and IEC 61851. IC Role / Device Role / Timing Role: Coordinating grid-synchronization (via SCI/RSPI comms), isolation monitoring, and dual-loop (voltage + current) control using S12ADB PGA and DPC. Use Value: Meets ASIL-B decomposition requirements via built-in IEC60730 safety mechanisms and redundant ADC sampling paths. |
Use Scenario: Online double-conversion UPS systems requiring seamless transfer, battery management, and harmonic mitigation. IC Role / Device Role / Timing Role: Managing inverter PWM (MTU3/GPT), battery charging profile (DPC + ADA), and communication with BMS via CAN and USB. Use Value: Single-chip integration of high-resolution ADC, CAN, USB, and safety-certified peripherals reduces BOM and board area by >30% vs. multi-chip solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFP#V0 | Same 100-pin LQFP package, 512 KB flash, 48 KB RAM, but includes CAN module (R5F563T4EGFM#V0 omits CAN) | Required where CAN bus communication is needed for motor control network or diagnostics | Select R5F563TEADFP#V0 if CAN connectivity is mandatory; otherwise R5F563T4EGFM#V0 reduces cost and simplifies layout without CAN routing |
| R5F563TCADFP#V0 | Same package and pinout, but reduced memory: 384 KB flash, 32 KB RAM, no CAN module | Suitable for cost-sensitive digital power designs with smaller firmware footprint and lower RAM usage | Choose R5F563TCADFP#V0 when application code size stays under 384 KB and real-time buffer requirements fit within 32 KB SRAM |
Compared with R5F563TEADFP#V0 and R5F563TCADFP#V0, the R5F563T4EGFM#V0 provides identical peripheral set and timing performance but targets non-CAN digital power applications with optimized memory allocation - offering a balanced feature set for SMPS and motor control without over-provisioning CAN hardware.
Availability
R5F563T4EGFM#V0 is available at Aetrix Electronics and suitable for industrial motor drives, digital switch-mode power supplies, automotive onboard chargers, and uninterruptible power supplies requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for R5F563T4EGFM#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RX63T Group - including the R5F563T4EGFM#V0 - was designed specifically for high-precision digital power conversion and motor control, integrating hardware accelerators (DPC), safety features (IEC60730), and ultra-precise PWM/ADC subsystems.
FAQ
What is the operating temperature range for the R5F563T4EGFM#V0?
The R5F563T4EGFM#V0 is rated for –40°C to +105°C operation (G version), validated for extended thermal environments in industrial motor drives and automotive onboard chargers. This rating applies to the full specified voltage range (VCC/PLLVCC = 4.0–5.5 V, AVCC0 = 4.0–5.5 V), and derating guidance is provided in Renesas documentation for continuous operation above +85°C.
Does the R5F563T4EGFM#V0 include a CAN interface?
No, the R5F563T4EGFM#V0 does not include the CAN module. Its part number suffix "EGFM" corresponds to the "no CAN" variant within the RX63T Group. CAN functionality is present only in parts with "EAD", "CAD", or "BAD" suffixes (e.g., R5F563TEADFP#V0). The R5F563T4EGFM#V0 retains all other peripherals - USB, RSPI, RIIC, SCI, ADCs, DACs, and DPC - making it ideal for CAN-free digital power applications.
What ADC capabilities does the R5F563T4EGFM#V0 support?
The R5F563T4EGFM#V0 integrates two 12-bit S12ADB units (4 channels × 2, with sample-and-hold, PGA, and window comparators) and one 10-bit ADA unit (20 channels). It supports simultaneous sampling across up to 7 channels using coordinated triggers from MTU3 or GPT, enabling synchronized voltage and current acquisition in multi-phase power stages - a critical capability for the R5F563T4EGFM#V0's target digital SMPS and motor control use cases.
How does the Digital Power Supply Controller (DPC) in the R5F563T4EGFM#V0 function?
The DPC in the R5F563T4EGFM#V0 is a dedicated hardware accelerator that executes 16-bit fixed-point compensator calculations (e.g., PID, lead-lag) using real-time inputs from the 10-bit ADA. It operates independently of the CPU, accepts ADC results directly, and outputs control values to PWM timers - enabling sub-microsecond control loop latency. This capability is central to the R5F563T4EGFM#V0's role in high-frequency digital power supply designs.
What package type and pin count does the R5F563T4EGFM#V0 use?
The R5F563T4EGFM#V0 uses the PLQP0100KB-A package: a 100-pin LQFP with 14 mm × 14 mm body size and 0.5 mm pitch. This package supports all core peripherals - including 81 GPIOs (of which 57 are general-purpose I/O), dual ADC banks, USB, RSPI, RIIC, and high-resolution PWM outputs - while maintaining thermal performance for industrial ambient conditions.
R5F563T4EGFM#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 39
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563T4EGFM#V0 FAQ
1.How can I place an order for R5F563T4EGFM#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563T4EGFM#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563T4EGFM#V0 reliable?
The price and inventory of R5F563T4EGFM#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563T4EGFM#V0 is usually 5 days.
3.What payment methods are accepted for R5F563T4EGFM#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563T4EGFM#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563T4EGFM#V0?
R5F563T4EGFM#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563T4EGFM#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563T4EGFM#V0?
For technical support, including R5F563T4EGFM#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563T4EGFM#V0 requirements.
6.How does Aetrix verify that R5F563T4EGFM#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563T4EGFM#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563T4EGFM#V0 meets industry standards.
7.What is the process for return or replacement of R5F563T4EGFM#V0?
All R5F563T4EGFM#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563T4EGFM#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563T4EGFM#V0 part is unused and in its original packaging.
Return procedure for R5F563T4EGFM#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563T4EGFM#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

