Renesas R5F563T5EDFL#V0
- Part No.:
- R5F563T5EDFL#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
R5F563T5EDFL#V0.pdf
- Description:
- IC MCU 32BIT 48KB FLASH 48LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,264
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563T5EDFL#V0 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, USB 2.0 full-speed interface, CAN 2.0B channel, and hardware-accelerated Digital Power Supply Controller (DPC) logic - enabling real-time compensator calculations for switched-mode power supplies.
For engineers reviewing the R5F563T5EDFL#V0 datasheet, R5F563T5EDFL#V0 pinout, R5F563T5EDFL#V0 application, or R5F563T5EDFL#V0 equivalent, this MCU delivers deterministic PWM timing (312-ps resolution), IEC60730-compliant self-test features (oscillation-stop detection, CRC, IWDT, ADC self-diagnosis), and dual-voltage operation (3.3 V core / 4–5.5 V analog) ideal for industrial AC/DC and DC/DC converter designs.
Technical Context
The R5F563T5EDFL#V0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU). Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent PCLKA/PCLKB/PCLKC/PCLKD domains enabling synchronized 100-MHz MTU3/GPT timers, 50-MHz peripheral modules, and 100-MHz 10-bit ADC operation.
It supports simultaneous sampling across seven ADC channels using three integrated converters, and embeds dedicated DPC hardware that executes 16-bit fixed-point compensator algorithms - directly consuming results from its 10-bit ADA converter - to close digital control loops without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RXv1 32-bit CISC Harvard CPU with 5-stage pipeline, variable-length instructions, and MPU |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables 165 DMIPS and sub-ns PWM timing resolution |
| ADC Resources | Two 12-bit S12ADB units (4 ch × 2, 3× S/H, PGA, window comparator) + one 10-bit ADA (20 ch, 0.5 µs/ch @ 100 MHz ADCLK) |
| PWM Capability | MTU3: 2× three-phase complementary PWM + 4× single-phase complementary; GPT: 4× single-phase complementary with 312-ps delay control |
| Digital Power Control | Dedicated DPC hardware unit executing 16-bit fixed-point compensator math using 10-bit ADC inputs - offloads CPU for real-time SMPS control |
| Communication Interfaces | USB 2.0 FS (12 Mbps), CAN 2.0B (32 mailboxes), 5× SCI, 2× RIIC, 2× RSPI, all with DMA/DTC support |
| Memory | 512 KB on-chip flash (100 MHz, zero-wait), 48 KB SRAM (100 MHz), 32 KB data flash (100k erase cycles) |
Pinout & Package
Package: PLQP0112JA-A - 112-pin LQFP, 20 mm × 20 mm, 0.65 mm pitch, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Separate 3.3 V core (VCC) and 4–5.5 V analog (AVCC0/AVCC) domains; decoupling required per datasheet layout guidelines |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels with complementary PWM output pins; support dead-time insertion and phase-counting mode |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Four GPT channels with dual-output pins; enable precise 312-ps PWM edge delay for gate driver timing alignment |
| AD00–AD19 | Analog input channels | 20-pin 10-bit ADC (ADA) input group; includes dedicated pins for simultaneous sampling with S12ADB units |
| DA0, DA1 | DAC outputs | Two 10-bit voltage-output DACs; used for reference generation, bias control, or feedback loop injection in power stages |
| TXD0–RXD4, SCL0–SDA1, MOSI0–SSL1 | Serial interface signals | Pin-multiplexed SCI/RIIC/RSPI functions; require software configuration and peripheral clock enable before use |
| CTX0, CRX0 | CAN transceiver interface | Differential CANH/CANL signals routed through internal CAN controller; external transceiver required for bus connection |
| USB_DP, USB_DM | USB 2.0 differential pair | Full-speed USB physical layer; requires 1.5-kΩ pull-up on DP for device enumeration; no external PHY needed |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Compliance Support | Oscillation-stop detection, frequency measurement (CAC), CRC calculator, IWDT, and ADC self-diagnostic function - certified for Class B safety-critical power systems |
| Digital Power Supply Controller (DPC) | Hardware accelerator executing 16-bit fixed-point compensator algorithms using 10-bit ADC results - reduces CPU load and ensures deterministic loop closure |
| High-Resolution PWM Timing | 312-ps PWM edge delay resolution on GPT channels (at 100 MHz ICLK) - enables precise gate driver dead-time tuning and phase alignment |
| Simultaneous Multi-Channel Sampling | Three independent ADC units (2× S12ADB + 1× ADA) allow synchronized sampling across up to 7 analog inputs - critical for vector-controlled motor drives |
| Flexible Clock Domain Partitioning | Independent PCLKA (100 MHz for timers), PCLKB (50 MHz for peripherals), PCLKC (100 MHz for 10-bit ADC), PCLKD (50 MHz for 12-bit ADC) - optimizes power/performance trade-offs per subsystem |
Applications
| Industrial AC/DC Converters | Server PSU Digital Control |
|---|---|
Use Scenario: High-efficiency 1–3 kW telecom/server AC/DC power supplies with active PFC and LLC resonant topology. IC Role / Device Role / Timing Role: Primary-side digital controller executing voltage/current loop compensation, soft-start sequencing, and fault protection via DPC hardware and dual ADC sampling. Use Value: Eliminates external DSP/FPGA; 312-ps PWM delay enables precise dead-time optimization to minimize body-diode conduction losses in GaN/SiC MOSFETs. |
Use Scenario: Programmable, multi-rail server PSUs requiring PMBus communication, dynamic load transient response, and thermal derating. IC Role / Device Role / Timing Role: System manager and digital PWM controller interfacing with PMBus host via SCI/USB while running real-time control loops on DPC and MTU3. Use Value: Integrated USB 2.0 and CAN enable firmware updates and telemetry without additional interface ICs; IEC60730 self-tests satisfy datacenter safety requirements. |
| Motor Drive Inverters | Uninterruptible Power Supplies (UPS) |
Use Scenario: 3-phase BLDC/PMSM inverters for HVAC compressors or industrial pumps with field-oriented control (FOC). IC Role / Device Role / Timing Role: Real-time FOC engine using simultaneous 7-channel ADC sampling, space-vector PWM generation on MTU3, and current-loop compensation via DPC. Use Value: Hardware-accelerated DPC computes PI/PID gains in <1 µs; eliminates CPU interrupt latency bottlenecks in high-bandwidth current loops. |
Use Scenario: Online double-conversion UPS systems requiring seamless transfer, battery management, and harmonic mitigation. IC Role / Device Role / Timing Role: Dual-role controller managing rectifier/inverter stages, battery charging, and grid synchronization using multiple ADCs, DACs, and CAN for battery pack communication. Use Value: Two independent 12-bit ADCs with PGAs measure both AC line and DC bus voltages simultaneously; 10-bit DACs generate precision reference signals for analog comparators. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFH#V0 | Same 112-pin package and 512 KB/48 KB memory, but includes CAN module (R5F563T5EDFL#V0 omits CAN) | Required where CAN bus communication with supervisory controllers or battery packs is mandatory | Select when CAN 2.0B interface is needed; otherwise R5F563T5EDFL#V0 reduces BOM cost and simplifies layout |
| R5F563TBADFH#V0 | Same package and pinout, but reduced memory (256 KB flash / 24 KB RAM) and no DPC unit | Suitable for simpler power topologies without real-time digital compensation (e.g., basic LLC control with lookup-table-based tuning) | Choose for cost-sensitive, lower-complexity SMPS designs where hardware DPC acceleration is unnecessary |
Compared with R5F563TEADFH#V0, R5F563T5EDFL#V0 removes CAN to reduce pin count and cost while retaining full DPC, ADC, and PWM capability; versus R5F563TBADFH#V0, it doubles flash/RAM and adds DPC - making it optimal for high-fidelity digital power control where algorithm complexity and safety certification are critical.
Availability
R5F563T5EDFL#V0 is available at Aetrix Electronics and suitable for industrial AC/DC converters, server power supplies, and motor drive inverters requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for R5F563T5EDFL#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for automotive, industrial, and enterprise applications.
The RX63T Group - including R5F563T5EDFL#V0 - was designed specifically for digital power supply control and motor drive systems, integrating hardware accelerators (DPC), high-resolution PWM, and IEC60730-compliant safety features into a single-chip solution.
FAQ
What is the operating voltage range for the R5F563T5EDFL#V0?
The R5F563T5EDFL#V0 supports dual-voltage operation: VCC/PLLVCC at 2.7–3.6 V (core logic), and AVCC0/AVCC at 3.0–3.6 V or 4.0–5.5 V (analog section). This allows direct interfacing with 5-V sensors, op-amps, and gate drivers while maintaining low-power 3.3-V CPU operation - a key requirement for mixed-signal power conversion systems.
Does the R5F563T5EDFL#V0 include a CAN interface?
No, the R5F563T5EDFL#V0 does not include the CAN module. Its part number suffix "EDFL" indicates the "CAN module not included" variant within the RX63T family. For CAN-enabled versions, refer to part numbers with "AD" or "BD" prefixes (e.g., R5F563TEADFH#V0). The R5F563T5EDFL#V0 retains full USB 2.0, SCI, RIIC, and RSPI connectivity.
What ADC resources are available on the R5F563T5EDFL#V0?
The R5F563T5EDFL#V0 integrates three ADC subsystems: two independent 12-bit S12ADB units (4 channels each, with sample-and-hold, programmable gain amplifier, and window comparator) and one 10-bit ADA unit (20 channels, 0.5 µs conversion time at 100 MHz ADCLK). Together they support simultaneous sampling across up to seven channels - essential for vector-controlled motor drives and multi-phase power supplies.
How does the Digital Power Supply Controller (DPC) function in the R5F563T5EDFL#V0?
The DPC in the R5F563T5EDFL#V0 is a dedicated hardware accelerator that performs 16-bit fixed-point compensator calculations (e.g., PID, lead-lag) using inputs from the 10-bit ADA converter. It operates independently of the CPU, enabling deterministic loop closure times under 1 µs - critical for high-frequency switching power supplies using GaN or SiC devices where software-based control introduces unacceptable latency.
What is the maximum PWM resolution and timing accuracy supported by the R5F563T5EDFL#V0?
The R5F563T5EDFL#V0 achieves 312-ps PWM edge delay resolution on its GPT channels when operating at 100 MHz ICLK - enabling precise dead-time tuning for half-bridge and three-phase inverter gate drivers. Its MTU3 unit supports 100-MHz counter operation with complementary PWM outputs and automatic dead-time insertion, reducing CPU overhead in high-fidelity motor and power control applications.
R5F563T5EDFL#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RX
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- I2C, LINbus, SCI, SPI
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 25
- Program Memory Size:
- 48KB (48K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563T5EDFL#V0 FAQ
1.How can I place an order for R5F563T5EDFL#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563T5EDFL#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563T5EDFL#V0 reliable?
The price and inventory of R5F563T5EDFL#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563T5EDFL#V0 is usually 5 days.
3.What payment methods are accepted for R5F563T5EDFL#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563T5EDFL#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563T5EDFL#V0?
R5F563T5EDFL#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563T5EDFL#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563T5EDFL#V0?
For technical support, including R5F563T5EDFL#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563T5EDFL#V0 requirements.
6.How does Aetrix verify that R5F563T5EDFL#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563T5EDFL#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563T5EDFL#V0 meets industry standards.
7.What is the process for return or replacement of R5F563T5EDFL#V0?
All R5F563T5EDFL#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563T5EDFL#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563T5EDFL#V0 part is unused and in its original packaging.
Return procedure for R5F563T5EDFL#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563T5EDFL#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

