Renesas R5F563T5EDFM#X0
- Part No.:
- R5F563T5EDFM#X0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F563T5EDFM#X0.pdf
- Description:
- 32BIT MCU RX63T 48K LQFP64 -40/+
- Quantity:
- Payment:

- Shipping:

Inventory:3,163
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563T5EDFM#X0 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN interface, USB 2.0 full-speed, and dedicated Digital Power Supply Controller (DPC) hardware acceleration. It operates across –40°C to +85°C and supports IEC60730 safety compliance functions.
For engineers reviewing the R5F563T5EDFM#X0 datasheet, R5F563T5EDFM#X0 pinout, R5F563T5EDFM#X0 application, or R5F563T5EDFM#X0 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), simultaneous 7-channel ADC sampling capability, on-chip DPC unit for switched-mode power supply compensation, and support for both 3.3-V and 5-V analog supply rails in a 100-pin LQFP package.
Technical Context
The R5F563T5EDFM#X0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU). Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent PCLKA/PCLKB/PCLKC/PCLKD domains enabling synchronized operation of MTU3 timers (100 MHz), GPT (100 MHz), 12-bit ADCs (50 MHz), and 10-bit ADC (100 MHz).
It features two independent A/D subsystems: S12ADB (dual 4-channel units with simultaneous sampling, self-diagnostic, and PGA) and ADA (20-channel 10-bit converter with 0.5 µs conversion time). The DPC unit performs fixed-point compensatory calculations using real-time 10-bit ADC measurements - a hardware-accelerated function explicitly enabled for product ID code "1" devices like R5F563T5EDFM#X0.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables 312-ps PWM edge delay control and 0.5-µs 10-bit ADC conversion |
| Memory | 512 Kbytes on-chip flash (no wait states @ 100 MHz), 48 Kbytes SRAM, 32 Kbytes data flash (100k erase/write cycles) |
| Analog Peripherals | Dual 12-bit S12ADB (4 ch × 2 units, simultaneous 7-ch sampling), one 10-bit ADA (20 ch), two 10-bit DACs |
| Digital Power Control | Dedicated 16-bit fixed-point DPC unit for real-time compensatory calculation in SMPS systems |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 full-speed (12 Mbps), 5× SCI, 2× I²C, 2× RSPI, no external bus interface |
| Package & Temp | PLQP0100KB-A (100-pin LQFP, 14 × 14 mm, 0.5-mm pitch), operating range –40°C to +85°C (D version) |
Pinout & Package
Package: PLQP0100KB-A - 100-pin LQFP, 14 × 14 mm body, 0.5 mm pitch, exposed pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core logic supply (2.7–3.6 V); separate AVCC/AVSS pins for analog domain (3.0–3.6 V or 4.0–5.5 V) |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Support complementary PWM output for 3-phase inverters with automatic dead-time insertion and phase-counting mode |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Four GPT channels with 312-ps PWM delay control and interlocking with comparator for fault response |
| AD000–AD019 | Analog inputs | 20 dedicated 10-bit ADC inputs; AN000–AN007 shared with 12-bit S12ADB for simultaneous multi-channel sampling |
| DA0, DA1 | DAC outputs | Two buffered 10-bit voltage outputs (0 V to VREF), usable for reference generation or feedback loop injection |
| CANRX, CANTX | CAN transceiver interface | Differential CAN bus interface compliant with ISO 11898-1; integrated 32-mailbox message RAM |
| USB_VBUS, USB_D+, USB_D− | USB 2.0 physical layer | Full-speed (12 Mbps) device interface with internal transceiver; supports self- and bus-powered modes |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation engine using real-time 10-bit ADC measurements for SMPS loop compensation |
| High-Resolution PWM Timing | 312-ps PWM edge delay control (at 100 MHz) on GPT channels 0–3 for precise gate driver timing in resonant converters |
| Simultaneous Multi-Channel Sampling | Up to 7 analog channels sampled concurrently via three ADC units - critical for vector-controlled motor drives and multi-phase SMPS |
| IEC60730 Safety Support | Integrated oscillation-stop detection, CRC calculator, IWDT with dedicated LOCO, ADC self-diagnostic, and frequency measurement circuit |
| Flexible Clock Domain Partitioning | Independent PCLKA (100 MHz for timers), PCLKC (100 MHz for 10-bit ADC), PCLKD (50 MHz for 12-bit ADC) enable deterministic peripheral timing |
Applications
| Motor Drive Control | Digital AC-DC Power Supply |
|---|---|
|
Use Scenario: Field-oriented control (FOC) of 3-phase BLDC/PMSM motors in industrial inverters and servo drives. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, synchronized PWM generation for 3-phase inverter bridges, and simultaneous current/voltage sensing. Use Value: MTU3's three-phase complementary PWM with automatic dead-time and GPT's 312-ps delay control eliminate CPU overhead and ensure safe switching transitions. |
Use Scenario: Digitally controlled LLC resonant converters and active clamp forward topologies requiring adaptive timing and fast-loop response. IC Role / Device Role / Timing Role: DPC unit performs real-time compensatory calculations using 10-bit ADC measurements; GPT generates precisely timed gate signals. Use Value: Hardware DPC offloads >90% of PID/compensator math from CPU, enabling sub-100-ns loop latency and stable regulation under dynamic load. |
| Solar Microinverter | Uninterruptible Power Supply (UPS) |
|
Use Scenario: Grid-tied solar microinverters requiring MPPT, isolation monitoring, and anti-islanding detection per UL 1741. IC Role / Device Role / Timing Role: Dual ADC subsystems perform simultaneous DC input and AC output sampling; USB enables firmware updates and grid communication. Use Value: Simultaneous 7-channel sampling captures voltage/current harmonics for real-time harmonic analysis and anti-islanding signature detection. |
Use Scenario: Online double-conversion UPS systems with battery management, line conditioning, and seamless transfer switching. IC Role / Device Role / Timing Role: Coordinated control of rectifier, inverter, and bypass stages using CAN for system-level coordination and ADC for battery health monitoring. Use Value: Integrated CAN interface enables distributed control across rectifier/inverter/battery modules; IEC60730 features satisfy functional safety requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power and motor control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFP#V0 | Same 100-pin LQFP package, 512 KB flash, 48 KB RAM, but includes CAN module (R5F563T5EDFM#X0 excludes CAN) | Required where CAN-based system-level communication (e.g., industrial PLC networks) is mandatory | Select R5F563TEADFP#V0 when CAN bus integration is needed; otherwise R5F563T5EDFM#X0 reduces BOM cost and simplifies layout |
| R5F563TCADFP#V0 | Same package and pinout, but reduced 384 KB flash and 32 KB RAM; retains DPC, dual 12-bit ADC, and 10-bit 20-ch ADC | Suitable for cost-sensitive designs with smaller firmware footprint and less SRAM-intensive control algorithms | Choose R5F563TCADFP#V0 when application firmware fits within 384 KB and real-time buffers fit in 32 KB RAM |
Compared with R5F563TEADFP#V0, R5F563T5EDFM#X0 removes CAN hardware to reduce die size and cost while retaining identical DPC, ADC, and PWM capabilities; versus R5F563TCADFP#V0, it adds 128 KB flash and 16 KB RAM for larger control stacks and extended safety logging without changing footprint or thermal profile.
Availability
R5F563T5EDFM#X0 is available at Aetrix Electronics and suitable for digital power supply design, motor drive development, solar microinverter production, and industrial UPS manufacturing requiring stable component supply and long-term lifecycle assurance.
Supply support for R5F563T5EDFM#X0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RX63T Group - including R5F563T5EDFM#X0 - was designed specifically for high-performance digital power conversion and motor control, integrating hardware accelerators (DPC), precision analog (dual 12-bit ADC), and safety features (IEC60730) into a single 100-MHz MCU platform.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563T5EDFM#X0?
The R5F563T5EDFM#X0 operates at a maximum system clock frequency of 100 MHz and delivers 165 DMIPS performance using the 32-bit RXv1 CPU core with single-precision IEEE-754 FPU. Its 5-stage pipeline, variable-length instructions, and on-chip 32-bit multiplier enable deterministic real-time execution essential for digital power and motor control loops. This performance level is confirmed in Renesas' R01DS0087EJ0220 datasheet Rev.2.20.
Does the R5F563T5EDFM#X0 include a CAN interface?
No, the R5F563T5EDFM#X0 does not include a CAN module. It belongs to the "ED" variant subgroup of the RX63T family, which omits CAN functionality to reduce cost and silicon area. This is explicitly documented in Table 1.3 of the R01DS0087EJ0220 datasheet, where part numbers with "ED" (e.g., R5F563TEDDFP#V0) are listed as "CAN module not included", unlike "TE" or "TB" variants.
What analog peripherals are integrated into the R5F563T5EDFM#X0?
The R5F563T5EDFM#X0 integrates two independent A/D subsystems: dual 12-bit S12ADB units (4 channels × 2, with simultaneous 7-channel sampling, programmable gain amplifiers, and window comparators) and one 10-bit ADA unit (20 channels, 0.5 µs conversion time). It also includes two 10-bit DAC channels. All analog features are fully operational in the 100-pin PLQP0100KB-A package and are detailed in Sections 1.1 and Table 1.2 of the official datasheet.
What is the Digital Power Supply Controller (DPC) and how is it used in the R5F563T5EDFM#X0?
The DPC in the R5F563T5EDFM#X0 is a dedicated 16-bit fixed-point hardware accelerator for digital switched-mode power supply control. It performs real-time compensatory calculations (e.g., PID, Type II/III compensators) using live 10-bit ADC measurements - offloading >90% of math from the CPU. This feature is enabled only on RX63T devices with product ID code "1", including R5F563T5EDFM#X0, and is specified in the "Digital power supply controller (DPC)" section of the datasheet.
What package type and pin count does the R5F563T5EDFM#X0 use?
The R5F563T5EDFM#X0 uses the PLQP0100KB-A package: a 100-pin LQFP with 14 × 14 mm body size, 0.5 mm pitch, and exposed thermal pad. This package is confirmed in Table 1.1 (Page 8) and Table 1.3 (Page 10) of the R01DS0087EJ0220 datasheet, and supports all core peripherals including dual 12-bit ADCs, USB, and GPT/MTU3 timers - with no external bus interface.
R5F563T5EDFM#X0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX63T
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 39
- Program Memory Size:
- 48KB (48K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563T5EDFM#X0 FAQ
1.How can I place an order for R5F563T5EDFM#X0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563T5EDFM#X0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563T5EDFM#X0 reliable?
The price and inventory of R5F563T5EDFM#X0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563T5EDFM#X0 is usually 5 days.
3.What payment methods are accepted for R5F563T5EDFM#X0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563T5EDFM#X0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563T5EDFM#X0?
R5F563T5EDFM#X0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563T5EDFM#X0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563T5EDFM#X0?
For technical support, including R5F563T5EDFM#X0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563T5EDFM#X0 requirements.
6.How does Aetrix verify that R5F563T5EDFM#X0 is sourced from the original manufacturer or authorized distributors?
All R5F563T5EDFM#X0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563T5EDFM#X0 meets industry standards.
7.What is the process for return or replacement of R5F563T5EDFM#X0?
All R5F563T5EDFM#X0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563T5EDFM#X0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563T5EDFM#X0 part is unused and in its original packaging.
Return procedure for R5F563T5EDFM#X0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563T5EDFM#X0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

