Renesas R5F563T5EGFM#V0
- Part No.:
- R5F563T5EGFM#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F563T5EGFM#V0.pdf
- Description:
- 32BIT MCU RX63T
- Quantity:
- Payment:

- Shipping:

Inventory:3,236
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563T5EGFM#V0 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN interface, USB 2.0 full-speed, and hardware-accelerated digital power supply controller (DPC) logic - enabling real-time closed-loop control in industrial inverters and SMPS designs.
For engineers reviewing the R5F563T5EGFM#V0 datasheet, R5F563T5EGFM#V0 pinout, R5F563T5EGFM#V0 application, or R5F563T5EGFM#V0 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312-ps delay control), IEC60730-compliant self-diagnostic features (oscillation-stop detection, CRC, ADC self-test), and integrated DPC unit supporting robust digital control of switched-mode power supplies.
Technical Context
The R5F563T5EGFM#V0 implements the RXv1 CPU core with CISC Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU - delivering 165 DMIPS at 100 MHz. Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent PCLKA/PCLKB/PCLKC/PCLKD domains enabling synchronized operation of MTU3 timers (100 MHz), GPT (100 MHz), S12ADB ADCs (50 MHz), and ADA ADC (100 MHz).
It supports IEC60730 Class B compliance via dedicated hardware: frequency measurement circuit (CAC), independent watchdog timer (IWDT) with dedicated oscillator, oscillation-stop detection, CRC calculator, and ADC self-diagnostic function generating VREFL0, VREFH0×1/2, and VREFH0 reference voltages.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU, MPU support |
| Memory | 512 KB on-chip flash (no wait states @100 MHz), 48 KB SRAM, 32 KB data flash (100k erase cycles) |
| ADC System | Dual 12-bit S12ADB (4 ch × 2 units, simultaneous 7-ch sampling), one 10-bit ADA (20 ch, 0.5 µs/ch @100 MHz) |
| PWM & Timers | MTU3 (8 ch @100 MHz, 3-phase complementary PWM), GPT (8 ch @100 MHz, 312-ps delay control), CMT (4 ch) |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI, 1× LIN-capable SCId |
| Power & Temp | Single 4.0–5.5 V supply (VCC/PLLVCC), AVCC0 = 4.0–5.5 V, operating range –40°C to +85°C (D version) |
| Digital Power Control | Dedicated DPC unit with 16-bit fixed-point calculation engine for SMPS compensator implementation |
Pinout & Package
Package: PLQP0100KB-A, 100-pin LQFP (14 × 14 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Core power supply and ground | 100-pin package uses multiple VCC/VSS pairs for noise reduction and current distribution across 100-MHz operation |
| AVCC0, AVSS0 | Analog power domain | Separate 4.0–5.5 V analog supply enables high-accuracy 12-bit ADC conversion without digital switching noise coupling |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Dedicated pins for 3-phase complementary PWM output with automatic dead-time insertion and phase-counting mode |
| ADTRG0–ADTRG3 | A/D conversion trigger inputs | Hardware-synchronized start signals for S12ADB and ADA converters, enabling precise timing alignment with PWM cycles |
| TXD0/RXD0 | SCI0 serial interface | Asynchronous UART channel supporting bootloader programming via SCI and LIN protocol for automotive diagnostics |
| TXD12/RXD12 | SCId serial interface | LIN-capable channel with start-frame detection, used for communication with external sensors or gate drivers |
| CRX0/CTX0 | CAN transceiver interface | Differential CAN bus connection compliant with ISO 11898-1, supporting 1 Mbit/s data rate and 32 mailbox filtering |
| USB_VBUS/USB_D+/USB_D− | USB 2.0 full-speed interface | Integrated transceiver enables firmware updates and host-side debugging without external PHY |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware accelerator for PID/compensator calculations using 16-bit fixed-point arithmetic, directly consuming 10-bit ADC results |
| IEC60730 Compliance Engine | On-chip CAC, IWDT with dedicated LOCO, oscillation-stop detection, CRC generator, and ADC self-diagnostic voltage synthesis |
| Precision PWM Timing | 312-ps resolution delay control on GPT PWM outputs enables fine-grained dead-time tuning for SiC/GaN gate drivers |
| Simultaneous Multi-ADC Sampling | Three independent ADC units allow synchronized sampling across 7 channels - critical for vector-controlled motor drives |
| Programmable Gain Amplifier (PGA) | 11-step gain (2.0× to 13.333×) per channel in S12ADB units, enabling direct sensing of low-level current shunt signals |
| Port Output Enable 3 (POE3) | Hardware-driven forced high-impedance on MTU3/GPT outputs during fault conditions (e.g., overcurrent detected by comparator) |
Applications
| Industrial Inverter Drive | Server SMPS Control |
|---|---|
|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase PMSM/IM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time motor control MCU executing FOC algorithm, generating 3-phase complementary PWM with <100 ns dead-time accuracy, and sampling current/voltage feedback via synchronized ADCs. Use Value: Integrated DPC and 312-ps PWM delay enable stable operation with wide-bandwidth SiC MOSFETs while meeting IEC60730 safety requirements. |
Use Scenario: Digital control of multi-phase VR14/VR15 buck converters in AI server power delivery networks. IC Role / Device Role / Timing Role: Primary digital controller managing voltage regulation loop, phase interleaving, telemetry reporting, and fault response via CAN/SCI. Use Value: Dual 12-bit ADCs with PGA support direct high-resolution current sensing; USB interface enables in-system firmware updates without board rework. |
| Uninterruptible Power Supply (UPS) | EV Onboard Charger (OBC) Control |
|
Use Scenario: Bidirectional AC/DC and DC/AC conversion in line-interactive UPS systems with battery backup and grid synchronization. IC Role / Device Role / Timing Role: Master controller handling grid synchronization (PLL), battery management, inverter modulation, and safety monitoring. Use Value: Simultaneous 7-channel ADC sampling ensures accurate real-time grid voltage/current phase measurement; CAN interface enables communication with BMS and HMI. |
Use Scenario: Control unit for 6.6 kW single-phase OBCs implementing AC-DC rectification, isolation, and DC-DC conversion stages. IC Role / Device Role / Timing Role: Safety-certified controller performing isolated gate driving, thermal monitoring, insulation resistance checking, and ISO 15118-compliant communication. Use Value: IEC60730-compliant self-test functions (CRC, IWDT, ADC diagnostic) satisfy functional safety requirements for automotive charging systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power and motor control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFP#V0 | Same 100-pin LQFP package, 512 KB flash, 48 KB RAM, but includes CAN module (R5F563T5EGFM#V0 omits CAN) | Required where CAN bus communication with higher-layer controllers (e.g., vehicle ECU) is mandatory | Select R5F563TEADFP#V0 if CAN is needed; otherwise R5F563T5EGFM#V0 reduces BOM cost and simplifies layout |
| R5F563TCADFP#V0 | Same package and pinout, but reduced memory: 384 KB flash, 32 KB RAM, no DPC unit, and no 312-ps PWM delay capability | Suitable for cost-sensitive, lower-complexity SMPS or fan motor control without advanced digital compensation | Choose R5F563TCADFP#V0 only when DPC acceleration and sub-nanosecond PWM timing are not required |
Compared with R5F563TEADFP#V0, R5F563T5EGFM#V0 removes CAN to reduce cost and complexity while retaining full DPC, ADC, and PWM capabilities; versus R5F563TCADFP#V0, it adds 128 KB flash, 16 KB RAM, DPC, and precision PWM delay - essential for high-fidelity digital power control loops.
Availability
R5F563T5EGFM#V0 is available at Aetrix Electronics and suitable for industrial inverters, server SMPS, UPS systems, and EV onboard chargers requiring stable component supply, long-term lifecycle support, and IEC60730-certifiable firmware execution.
Supply support for R5F563T5EGFM#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563T5EGFM#V0 - was designed specifically for digital power supply control and motor drive applications, integrating hardware accelerators (DPC), safety features (IEC60730), and high-resolution analog peripherals to replace discrete DSP+FPGA combinations.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563T5EGFM#V0?
The R5F563T5EGFM#V0 operates at a maximum frequency of 100 MHz and delivers 165 DMIPS using the RXv1 32-bit CISC Harvard CPU core with 5-stage pipeline and single-precision IEEE-754 FPU. Its instruction set includes 73 basic, 8 floating-point, and 9 DSP instructions, enabling efficient execution of digital power control algorithms and motor control code on the R5F563T5EGFM#V0.
Does the R5F563T5EGFM#V0 include a CAN interface?
No, the R5F563T5EGFM#V0 does not include the CAN module. This is confirmed by Renesas' product identification coding and Table 1.3 in the R01DS0087EJ0220 datasheet, where "DD" in the part number denotes "CAN module not included". The R5F563T5EGFM#V0 retains all other peripherals - including USB, SCI, RIIC, RSPI, and ADC/DAC - making it ideal for non-CAN digital power applications.
What analog-to-digital converter resources are available on the R5F563T5EGFM#V0?
The R5F563T5EGFM#V0 integrates two 12-bit S12ADB ADC units (4 channels × 2, with three sample-and-hold circuits, programmable gain amplifier, and window comparators) and one 10-bit ADA ADC (20 channels). It supports simultaneous sampling across up to 7 channels and includes self-diagnostic functionality generating internal reference voltages (VREFL0, VREFH0×1/2, VREFH0) - all verified in the R01DS0087EJ0220 datasheet for the R5F563T5EGFM#V0.
How does the Digital Power Supply Controller (DPC) function on the R5F563T5EGFM#V0?
The DPC on the R5F563T5EGFM#V0 is a dedicated 16-bit fixed-point calculation engine that accelerates compensator (e.g., PID) computations for switched-mode power supplies. It directly consumes results from the 10-bit ADA ADC and supports robust control algorithms with high stability margins - a feature explicitly documented for the R5F563T5EGFM#V0 in Section 1.1 and Table 1.2 of the R01DS0087EJ0220 datasheet.
What package type and pin count does the R5F563T5EGFM#V0 use?
The R5F563T5EGFM#V0 uses the PLQP0100KB-A package: a 100-pin LQFP measuring 14 × 14 mm with 0.5 mm pitch, RoHS-compliant, and moisture sensitivity level 3. This matches the "FP" suffix in the part number and is confirmed in Table 1.2 and Package section (Page 8) of the R01DS0087EJ0220 datasheet for the R5F563T5EGFM#V0.
R5F563T5EGFM#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 39
- Program Memory Size:
- 48KB (48K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563T5EGFM#V0 FAQ
1.How can I place an order for R5F563T5EGFM#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563T5EGFM#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563T5EGFM#V0 reliable?
The price and inventory of R5F563T5EGFM#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563T5EGFM#V0 is usually 5 days.
3.What payment methods are accepted for R5F563T5EGFM#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563T5EGFM#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563T5EGFM#V0?
R5F563T5EGFM#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563T5EGFM#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563T5EGFM#V0?
For technical support, including R5F563T5EGFM#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563T5EGFM#V0 requirements.
6.How does Aetrix verify that R5F563T5EGFM#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563T5EGFM#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563T5EGFM#V0 meets industry standards.
7.What is the process for return or replacement of R5F563T5EGFM#V0?
All R5F563T5EGFM#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563T5EGFM#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563T5EGFM#V0 part is unused and in its original packaging.
Return procedure for R5F563T5EGFM#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563T5EGFM#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

