Renesas R5F563T5EGFM#X0
- Part No.:
- R5F563T5EGFM#X0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F563T5EGFM#X0.pdf
- Description:
- 32BIT MCU RX63T 48K LQFP64 -40/+
- Quantity:
- Payment:

- Shipping:

Inventory:2,872
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563T5EGFM#X0 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, 512 KB on-chip flash, 48 KB SRAM, and hardware-accelerated Digital Power Supply Controller (DPC) logic. It operates across –40°C to +105°C and supports IEC60730 safety compliance.
For engineers reviewing the R5F563T5EGFM#X0 datasheet, R5F563T5EGFM#X0 pinout, R5F563T5EGFM#X0 application, or R5F563T5EGFM#X0 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), three-phase complementary PWM generation without CPU burden, integrated DPC calculation unit for SMPS control, and dual ADC simultaneous sampling capability on up to 7 channels.
Technical Context
The R5F563T5EGFM#X0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU). Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent clock domains (ICLK up to 100 MHz, PCLKA up to 100 MHz, PCLKD up to 50 MHz for S12ADB).
It features two dedicated timer subsystems: MTU3 (8-channel 16-bit, supporting three-phase complementary PWM with automatic dead-time insertion) and GPT (8-channel 16-bit, supporting PWM delay control down to 312 ps at 100 MHz). The DPC unit performs fixed-point compensatory calculations using real-time 10-bit ADC inputs for switched-mode power supply feedback loops.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard architecture, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 512 KB flash (no-wait at 100 MHz), 48 KB SRAM, 32 KB data flash (100k erase/write cycles) |
| ADC System | Dual 12-bit S12ADB (4 ch × 2 units, 3× S/H, PGA, window comparator); one 10-bit ADA (20 ch, 0.5 µs/ch @ 100 MHz ADCLK) |
| PWM & Timers | MTU3: 2× three-phase complementary PWM outputs; GPT: 4× single-phase or 1× three-phase + 1× single-phase complementary PWM with 312-ps delay resolution |
| Digital Power Control | Dedicated 16-bit fixed-point DPC unit for SMPS compensator calculation using 10-bit ADC inputs |
| Safety & Compliance | IEC60730 support: oscillation-stop detection, CRC calculator, self-diagnostic A/D, frequency measurement (CAC), IWDT |
| Package & Temp | PLQP0144KA-A (144-pin LQFP, 20×20 mm, 0.5 mm pitch), –40°C to +105°C (G version) |
Pinout & Package
Package: PLQP0144KA-A - 144-pin LQFP, 20 mm × 20 mm body, 0.5 mm pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core logic supply (2.7–3.6 V or 4.0–5.5 V depending on variant); multiple pins ensure low-impedance distribution |
| AVCC0, AVSS0 | Analog power and ground | Independent 3.0–3.6 V or 4.0–5.5 V analog domain for ADC/DAC reference stability |
| MTIOC0A–MTIOC7B | MTU3 waveform I/O | Eight 16-bit timer channels with complementary PWM output, input capture, and phase-counting capability |
| GTIOCA0–GTIOCB3 | GPT waveform I/O | Four GPT channels supporting high-resolution PWM delay (312 ps), dead-time generation, and interlocking with comparator |
| AD00–AD19 | Analog inputs | 20-channel 10-bit ADC (ADA) plus 8-channel dual 12-bit ADC (S12ADB) with simultaneous sampling on 7 channels |
| DA0, DA1 | Digital-to-analog outputs | Two 10-bit voltage-output DACs referenced to VREF, usable for analog feedback or bias control |
| TXD0–RXD4, CAN0TX–CAN0RX | Communication interfaces | 5× SCI, 2× RIIC, 2× RSPI, 1× USB 2.0 FS, 1× CAN 2.0B (32-mailbox) - all accessible in 144-pin package |
Key Features
| Feature | Design Value |
|---|---|
| Three-phase PWM generation | MTU3 provides two independent 3-phase complementary PWM outputs with automatic dead-time insertion-eliminates CPU overhead for inverter gate driving |
| Sub-nanosecond PWM delay control | GPT supports 312-ps timing resolution for rising/falling edge delay on PWM outputs-enables precise dead-time tuning in high-frequency SMPS |
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation engine uses real-time 10-bit ADC samples to compute SMPS compensator outputs-reduces software latency and jitter |
| Dual 12-bit ADC with simultaneous sampling | Two S12ADB units (4 ch × 2) share common and per-unit sample-and-hold; enables synchronized acquisition of up to 7 analog signals for motor current/voltage sensing |
| IEC60730 safety functions | On-chip CAC measures clock accuracy, self-diagnostic A/D verifies internal references, IWDT uses dedicated LOCO-meets Class B requirements without external components |
Applications
| Motor Drive Inverter Control | Digital AC-DC SMPS |
|---|---|
|
Use Scenario: Controlling 3-phase BLDC/PMSM inverters in industrial drives or EV auxiliary systems. IC Role / Device Role / Timing Role: Real-time PWM generation, current/voltage sensing via dual ADCs, and closed-loop DPC-based compensator execution. Use Value: Hardware MTU3/GPT eliminates CPU load for PWM timing; simultaneous 7-channel ADC sampling captures full inverter state in one cycle. |
Use Scenario: High-efficiency, digitally regulated AC-DC power supplies for telecom or server PSUs. IC Role / Device Role / Timing Role: Primary-side digital controller executing voltage/current loop compensation using DPC unit and 10-bit ADC feedback. Use Value: DPC hardware computes PID/compensator outputs in <1 µs using raw ADC data-enables >500 kHz switching with deterministic latency. |
| Industrial PLC Analog I/O Module | Uninterruptible Power Supply (UPS) Control |
|
Use Scenario: High-accuracy analog input/output expansion for programmable logic controllers. IC Role / Device Role / Timing Role: Simultaneous multi-channel analog acquisition (12-bit + 10-bit), precision DAC output, and CRC-protected data logging. Use Value: Dual S12ADB units with programmable gain amplifiers condition low-level sensor signals; 20-channel 10-bit ADC supports wide dynamic range monitoring. |
Use Scenario: Bidirectional AC/DC and DC/AC conversion control in online UPS systems. IC Role / Device Role / Timing Role: Coordinating inverter and rectifier PWMs, battery voltage/current monitoring, and grid synchronization via SCI/CAN. Use Value: Integrated CAN interface enables communication with battery management and grid interface modules; IEC60730 features support safety-certified firmware updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFB#V0 | Same RX63T family, 512 KB flash, 48 KB RAM, 144-pin LQFP, includes CAN module; R5F563T5EGFM#X0 lacks CAN | Requires CAN bus connectivity (e.g., automotive body control, industrial fieldbus) | Select R5F563TEADFB#V0 only if CAN 2.0B interface is required; otherwise R5F563T5EGFM#X0 offers identical PWM, ADC, and DPC capabilities at lower cost |
| R5F566T7EDFP#V0 | RX66T successor: higher 160 MHz CPU, enhanced DPC with dual-loop support, larger 1 MB flash, same 100-pin LQFP footprint but not pin-compatible | Next-generation designs requiring higher PWM resolution, faster control loops, or extended safety certification (IEC61508 SIL2) | R5F566T7EDFP#V0 is not a drop-in replacement; migration requires PCB redesign and firmware adaptation-but delivers measurable improvement in SMPS transient response and motor torque ripple suppression |
Compared with R5F563TEADFB#V0, R5F563T5EGFM#X0 removes CAN to reduce cost and complexity while retaining full DPC, dual ADC, and sub-ns PWM delay capability-ideal for cost-sensitive, CAN-free digital power and motor control. Versus R5F566T7EDFP#V0, it trades higher clock speed and advanced safety features for proven reliability and mature toolchain support in volume production.
Availability
R5F563T5EGFM#X0 is available at Aetrix Electronics and suitable for digital power supply control, motor inverter drive, industrial PLC analog I/O, and UPS control applications requiring stable component supply and long-term lifecycle assurance.
Supply support for R5F563T5EGFM#X0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise applications.
The RX63T Group-including R5F563T5EGFM#X0-is designed specifically for high-performance digital power conversion and motor control, integrating hardware accelerators (DPC, MTU3, GPT) and safety features (CAC, IWDT, self-diagnostic ADC) to replace discrete analog controllers.
FAQ
What is the operating temperature range for the R5F563T5EGFM#X0?
The R5F563T5EGFM#X0 is rated for operation from –40°C to +105°C (G version), validated for use in industrial and automotive under-hood environments where thermal robustness is critical. This rating applies to the full specified performance envelope-including 100-MHz CPU operation, 100-MHz PWM timing, and simultaneous ADC sampling-without derating.
Does the R5F563T5EGFM#X0 include a CAN interface?
No, the R5F563T5EGFM#X0 does not include a CAN module. It belongs to the RX63T "D" series variants without CAN-unlike R5F563TEADFB#V0 or R5F563TCADFA#V0 which explicitly list "CAN module included" in their ordering information. All other peripherals (USB, SCI, RSPI, RIIC) remain fully functional.
What is the purpose of the Digital Power Supply Controller (DPC) in the R5F563T5EGFM#X0?
The DPC in the R5F563T5EGFM#X0 is a dedicated 16-bit fixed-point calculation unit that executes digital compensator algorithms (e.g., PID, Type II/III) for switched-mode power supplies. It consumes real-time 10-bit ADC measurements and outputs control values directly to PWM timers-reducing software loop latency to under 1 µs and enabling stable operation at >500 kHz switching frequencies.
How many analog input channels does the R5F563T5EGFM#X0 support?
The R5F563T5EGFM#X0 supports a total of 28 analog input channels: eight 12-bit channels across two S12ADB units (4 ch × 2), plus twenty 10-bit channels via the ADA module. Up to seven channels can be sampled simultaneously using the dual S12ADB units' shared and per-unit sample-and-hold circuits-critical for vector-controlled motor drives.
What package type is used for the R5F563T5EGFM#X0?
The R5F563T5EGFM#X0 is supplied in the PLQP0144KA-A package: a 144-pin LQFP with 20 mm × 20 mm body size, 0.5 mm pin pitch, and exposed thermal pad. This package supports full peripheral access-including all 8 MTU3 channels, 8 GPT channels, 5 SCI interfaces, 2 RIIC, 2 RSPI, USB, and both ADC subsystems-as confirmed in Table 1.2 of the RX63T datasheet.
R5F563T5EGFM#X0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX63T
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 39
- Program Memory Size:
- 48KB (48K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563T5EGFM#X0 FAQ
1.How can I place an order for R5F563T5EGFM#X0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563T5EGFM#X0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563T5EGFM#X0 reliable?
The price and inventory of R5F563T5EGFM#X0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563T5EGFM#X0 is usually 5 days.
3.What payment methods are accepted for R5F563T5EGFM#X0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563T5EGFM#X0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563T5EGFM#X0?
R5F563T5EGFM#X0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563T5EGFM#X0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563T5EGFM#X0?
For technical support, including R5F563T5EGFM#X0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563T5EGFM#X0 requirements.
6.How does Aetrix verify that R5F563T5EGFM#X0 is sourced from the original manufacturer or authorized distributors?
All R5F563T5EGFM#X0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563T5EGFM#X0 meets industry standards.
7.What is the process for return or replacement of R5F563T5EGFM#X0?
All R5F563T5EGFM#X0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563T5EGFM#X0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563T5EGFM#X0 part is unused and in its original packaging.
Return procedure for R5F563T5EGFM#X0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563T5EGFM#X0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

