Renesas R5F563T6EDFL#X0
- Part No.:
- R5F563T6EDFL#X0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
R5F563T6EDFL#X0.pdf
- Description:
- 32BIT MCU RX63T
- Quantity:
- Payment:

- Shipping:

Inventory:2,279
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563T6EDFL#X0 from Renesas is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor inverter applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, 512 KB on-chip flash, 48 KB SRAM, and hardware-accelerated Digital Power Supply Controller (DPC) logic. It operates across –40°C to +85°C and supports IEC60730 safety compliance functions including oscillation-stop detection and self-diagnostic A/D.
For engineers reviewing the R5F563T6EDFL#X0 datasheet, R5F563T6EDFL#X0 pinout, R5F563T6EDFL#X0 application, or R5F563T6EDFL#X0 equivalent, this MCU delivers deterministic PWM timing (312-ps delay resolution), simultaneous 7-channel ADC sampling, and integrated CAN 2.0B interface - critical for real-time digital power conversion, servo drive control, and industrial UPS systems.
Technical Context
The R5F563T6EDFL#X0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and memory protection unit (MPU). Its clock system includes PLL, 125-kHz LOCO for IWDT, and independent PCLKA/PCLKB/PCLKC/PCLKD domains enabling synchronized 100-MHz MTU3/GPT timers and 50-MHz S12ADB ADC operation.
It features two dedicated timer subsystems: MTU3 (8-channel 16-bit, supporting three-phase complementary PWM with automatic dead-time insertion) and GPT (8-channel 16-bit, supporting phase-shifted PWM and sub-nanosecond delay control). The DPC unit performs fixed-point compensator calculations using real-time 10-bit ADC inputs - eliminating software overhead in SMPS feedback loops.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 512 KB flash (no-wait @100 MHz), 48 KB SRAM (no-wait), 32 KB data flash (100k erase cycles) |
| ADC System | Dual 12-bit S12ADB (4 ch × 2 units, 3× S/H, PGA, window comp), one 10-bit ADA (20 ch, 0.5 µs/ch @100 MHz) |
| PWM & Timing | MTU3: 2× three-phase complementary PWM + 4× single-phase; GPT: 4× channels with 312-ps delay resolution @100 MHz |
| Digital Power Control | Dedicated 16-bit fixed-point DPC unit for SMPS compensator calculation using real-time ADC inputs |
| Safety & Compliance | IEC60730 support: CRC calculator, IWDT with dedicated LOCO, A/D self-diagnostic, oscillation-stop detection |
| Communication | CAN 2.0B (1 channel, 32 mailboxes), USB 2.0 FS (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI, 100-pin LQFP package |
Pinout & Package
Package: PLQP0100KB-A, 100-pin LQFP (14 × 14 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core/IO supply pins; separate AVCC0/AVSS0 required for analog precision |
| MTIOC0A–MTIOC3B | MTU3 waveform output | Drive 3-phase inverter legs with non-overlapping outputs and configurable dead time |
| GTIOCA0–GTIOCB3 | GPT waveform output | Support single-phase complementary PWM with sub-cycle delay control for gate drivers |
| AD00–AD19 | Analog input channels | 20 dedicated 10-bit ADC inputs; AN000–AN007 shared with 12-bit S12ADB units |
| DA0, DA1 | Digital-to-analog outputs | 10-bit voltage outputs for reference generation or analog feedback injection |
| TXD0–RXD4, SCL0–SDA1 | Serial interface I/O | SCI/RSPI/I2C physical layer pins; multiplexed with GPIO and timer functions |
| CTX0, CRX0 | CAN transceiver interface | Differential CANH/CANL signals routed through internal CAN controller (ISO 11898-1 compliant) |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware accelerator for PID/compensator math using 10-bit ADC results - reduces CPU load in SMPS closed-loop control |
| Simultaneous 7-channel ADC sampling | Coordinated trigger from MTU3/GPT enables synchronized capture across three ADC units for motor current/voltage sensing |
| 312-ps PWM delay resolution | Enables precise dead-time tuning and gate driver skew compensation in high-frequency inverters (>100 kHz switching) |
| Programmable gain amplifier (PGA) | 11-step gain (2× to 13.3×) per 12-bit ADC unit - supports direct shunt resistor current sensing without external op-amps |
| IEC60730 safety peripherals | Integrated CRC, IWDT with dedicated oscillator, A/D self-test voltages (VREFL0/VREFH0×1/2/VREFH0) - simplifies Class B certification |
Applications
| Industrial Motor Drive | Digital AC-DC SMPS |
|---|---|
|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase PMSM/BLDC motors in servo drives and HVAC compressors. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, synchronized PWM generation, and simultaneous current/voltage sampling via dual 12-bit ADCs. Use Value: Sub-microsecond PWM delay control and 7-channel simultaneous sampling enable accurate torque ripple suppression and <1% THD in motor phase currents. |
Use Scenario: Digitally controlled resonant LLC and phase-shifted full-bridge power supplies for telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: DPC unit computes compensator output from 10-bit ADC voltage/current measurements; MTU3 generates precise gate timing with adaptive dead time. Use Value: Hardware DPC offloads >90% of PID computation from CPU, enabling 500-kHz loop bandwidth while maintaining 100-MHz firmware headroom. |
| Uninterruptible Power Supply (UPS) | Grid-Tied Solar Inverter |
|
Use Scenario: Bidirectional DC-AC conversion with battery backup, harmonic filtering, and seamless transfer switching. IC Role / Device Role / Timing Role: Dual ADC units monitor AC line, battery, and inverter output; GPT/MTU3 generate isolated gate signals for IGBTs/MOSFETs. Use Value: Simultaneous sampling across 7 channels ensures cycle-synchronized measurement of grid voltage, current, and DC bus - critical for anti-islanding detection. |
Use Scenario: MPPT-controlled string inverters converting PV DC to grid-synchronized AC with reactive power support. IC Role / Device Role / Timing Role: SCI/RSPI interfaces communicate with MPPT controllers; CAN handles grid relay coordination; 12-bit ADCs measure DC input and AC output. Use Value: Integrated CAN 2.0B and dual high-resolution ADCs eliminate external communication ICs and analog front-end components - reducing BOM count by 4+ parts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFP#V0 | Same 100-pin LQFP package, 512 KB flash, 48 KB RAM, but includes CAN module (R5F563T6EDFL#X0 omits CAN) | Required where CAN-based system-level communication (e.g., with BMS or PLC) is mandatory | Select R5F563TEADFP#V0 if CAN 2.0B interface is needed; otherwise R5F563T6EDFL#X0 reduces cost and EMI footprint |
| R5F563TCADFP#V0 | 384 KB flash, 32 KB RAM, same peripheral set and package; no CAN module | Suitable for cost-sensitive designs with smaller firmware footprints (e.g., fixed-function SMPS firmware) | Choose R5F563TCADFP#V0 when application code size stays under 384 KB and RAM usage ≤32 KB - saves ~15% unit cost |
Compared with R5F563TEADFP#V0 and R5F563TCADFP#V0, the R5F563T6EDFL#X0 provides identical analog/peripheral capability and package compatibility but targets CAN-free digital power applications - offering optimal balance of DPC acceleration, ADC precision, and PWM timing without redundant communication hardware.
Availability
R5F563T6EDFL#X0 is available at Aetrix Electronics and suitable for industrial motor drives, digital AC-DC SMPS, uninterruptible power supplies, grid-tied solar inverters, and digital power supply controller modules requiring stable component supply and long-term lifecycle support.
Supply support for R5F563T6EDFL#X0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and infrastructure markets.
The RX63T Group - including the R5F563T6EDFL#X0 - was designed specifically for real-time digital power conversion and motor control, integrating hardware DPC, high-precision synchronized ADCs, and sub-nanosecond PWM timing to replace discrete analog control circuits.
FAQ
What is the operating temperature range for the R5F563T6EDFL#X0?
The R5F563T6EDFL#X0 is rated for industrial operation from –40°C to +85°C (D version). It does not support the extended –40°C to +105°C (G version) range. Thermal derating guidelines apply above +85°C ambient; consult Renesas Application Note R01AN2817 for junction temperature limits and PCB thermal design recommendations specific to the R5F563T6EDFL#X0.
Does the R5F563T6EDFL#X0 include an integrated CAN controller?
No, the R5F563T6EDFL#X0 does not include the CAN module. Its part number suffix "EDFL" indicates the "no CAN" variant within the RX63T family. This distinguishes it from CAN-enabled versions like R5F563TEADFP#V0. The R5F563T6EDFL#X0 retains all other peripherals - including USB, SCI, RSPI, RIIC, MTU3, GPT, dual 12-bit ADCs, and DPC - making it ideal for CAN-free digital power applications.
What ADC capabilities does the R5F563T6EDFL#X0 provide for motor current sensing?
The R5F563T6EDFL#X0 supports high-fidelity motor current sensing via its dual 12-bit S12ADB units (4 channels × 2) with three sample-and-hold circuits per unit and programmable gain amplifiers (11 gain steps up to 13.3×). Combined with the 10-bit ADA's 20 channels, it enables simultaneous sampling of up to 7 analog inputs - sufficient for three-phase current, DC bus voltage, and temperature monitoring in a single PWM cycle.
How does the Digital Power Supply Controller (DPC) in the R5F563T6EDFL#X0 accelerate SMPS design?
The DPC in the R5F563T6EDFL#X0 is a dedicated 16-bit fixed-point hardware unit that executes compensator calculations (e.g., PID, Type II/III) directly on 10-bit ADC results - bypassing CPU intervention. This enables deterministic, sub-microsecond control loop updates, freeing the RX CPU for higher-layer tasks like communication, fault logging, and thermal management in SMPS applications.
What is the maximum PWM timing resolution achievable with the R5F563T6EDFL#X0?
The R5F563T6EDFL#X0 achieves 312-ps PWM edge delay resolution on GPT channels 0–3 when operating at 100 MHz. This is derived from 1/32 of the 10-ns system clock period (ICLK), enabling precise dead-time tuning and gate driver skew compensation essential for high-efficiency, high-frequency (≥100 kHz) inverter designs.
R5F563T6EDFL#X0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- RX63T
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 25
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563T6EDFL#X0 FAQ
1.How can I place an order for R5F563T6EDFL#X0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563T6EDFL#X0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563T6EDFL#X0 reliable?
The price and inventory of R5F563T6EDFL#X0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563T6EDFL#X0 is usually 5 days.
3.What payment methods are accepted for R5F563T6EDFL#X0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563T6EDFL#X0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563T6EDFL#X0?
R5F563T6EDFL#X0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563T6EDFL#X0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563T6EDFL#X0?
For technical support, including R5F563T6EDFL#X0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563T6EDFL#X0 requirements.
6.How does Aetrix verify that R5F563T6EDFL#X0 is sourced from the original manufacturer or authorized distributors?
All R5F563T6EDFL#X0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563T6EDFL#X0 meets industry standards.
7.What is the process for return or replacement of R5F563T6EDFL#X0?
All R5F563T6EDFL#X0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563T6EDFL#X0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563T6EDFL#X0 part is unused and in its original packaging.
Return procedure for R5F563T6EDFL#X0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563T6EDFL#X0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

