Renesas R5F563T6EDFM#X0
- Part No.:
- R5F563T6EDFM#X0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F563T6EDFM#X0.pdf
- Description:
- 32BIT MCU RX63T-L 64/8KB QFP64 8
- Quantity:
- Payment:

- Shipping:

Inventory:4,060
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563T6EDFM#X0 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller optimized for digital power supply control and motor drive applications. It integrates dual 12-bit ADCs (with three sample-and-hold circuits, programmable gain amplifiers, and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, CAN interface, USB 2.0 full-speed, and dedicated Digital Power Supply Controller (DPC) hardware acceleration. It operates across –40°C to +85°C with 3.3-V or 5-V supply options.
For engineers reviewing the R5F563T6EDFM#X0 datasheet, R5F563T6EDFM#X0 pinout, R5F563T6EDFM#X0 application, or R5F563T6EDFM#X0 equivalent, key selection criteria include its 100-MHz PWM timing resolution (312 ps delay control), simultaneous 7-channel ADC sampling capability, integrated DPC for switched-mode power supply compensation, and support for IEC60730 safety compliance functions including oscillation-stop detection and self-diagnostic A/D.
Technical Context
The R5F563T6EDFM#X0 implements the RXv1 CPU core with IEEE-754 single-precision FPU, 165 DMIPS performance at 100 MHz, and Harvard architecture with 5-stage pipeline. It supports little-endian data arrangement and includes MPU for memory protection.
Its clock system combines external crystal/PLL (4–12.5 MHz input), internal 125-kHz LOCO for IWDT, and independent clock domains (ICLK up to 100 MHz, PCLKA up to 100 MHz for MTU3/GPT, PCLKD up to 50 MHz for S12ADB). The DPC unit executes fixed-point compensatory calculations using real-time 10-bit ADC measurements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC core with 5-stage pipeline, 165 DMIPS @ 100 MHz |
| Max Operating Frequency | 100 MHz system clock (ICLK); enables sub-microsecond PWM edge timing control |
| ADC Resources | Two 12-bit S12ADB units (4 ch × 2) + one 10-bit ADA (20 ch); simultaneous 7-channel sampling supported |
| PWM Timing Precision | 312-ps PWM delay resolution on GPT channels 0–3 for precise dead-time and phase-shift control |
| Digital Power Control | Dedicated 16-bit fixed-point DPC unit for real-time compensator calculation in SMPS designs |
| Operating Temperature | –40°C to +85°C (D version); validated for industrial power conversion environments |
| Package | PLQP0064KB-A: 64-pin LQFP, 10 × 10 mm, 0.5-mm pitch, RoHS-compliant |
Pinout & Package
Package: PLQP0064KB-A - 64-pin LQFP, 10 × 10 mm body, 0.5-mm pitch, exposed pad (thermal enhancement), RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Core logic supply (2.7–3.6 V); separate AVCC/AVSS for analog domain (3.0–3.6 V) |
| MTIOC0A, MTIOC0B | MTU3 complementary PWM output | Three-phase inverter gate drive outputs with automatic dead-time insertion and non-overlap guarantee |
| ADTRG0–ADTRG2 | ADC trigger inputs | Hardware-synchronized sampling initiation from MTU3/GPT timers for deterministic control loops |
| TXD0, RXD0 | SCI channel 0 serial interface | Asynchronous UART communication for configuration, diagnostics, or host monitoring |
| USB_DP, USB_DM | USB 2.0 full-speed differential pair | On-the-go capable interface for firmware updates and debug without external programmer |
| RESET | Active-low reset input | Accepts asynchronous de-bounced signal; initiates POR, LVD, or software-triggered reset sequence |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Digital Power Controller (DPC) | Hardware-accelerated 16-bit fixed-point compensator engine using real-time 10-bit ADC inputs for closed-loop SMPS control |
| Simultaneous Multi-Channel ADC Sampling | Up to 7 channels sampled concurrently across two 12-bit S12ADB units-critical for vector-controlled motor drives |
| Sub-Nanosecond PWM Delay Control | 312-ps resolution on GPT outputs enables precise dead-time tuning and phase-shifted interleaving in multi-phase converters |
| IEC60730 Safety Support | Oscillation-stop detection, CRC calculator, self-diagnostic A/D, IWDT with dedicated LOCO, and frequency measurement circuit |
| Flexible Clock Domain Partitioning | Independent ICLK (100 MHz), PCLKA (100 MHz), PCLKD (50 MHz), and ADCLK (100 MHz) enable optimal timing isolation for control, PWM, and conversion |
Applications
| Industrial Switch-Mode Power Supplies | Brushless DC Motor Drives |
|---|---|
|
Use Scenario: High-efficiency AC/DC and DC/DC converters with digital voltage/current regulation and adaptive loop compensation. IC Role / Device Role / Timing Role: Real-time controller executing PID/PWMC-based feedback loops using DPC hardware and synchronized ADC sampling. Use Value: Eliminates external DSP/FPGA by integrating DPC, 100-MHz PWM timing, and 7-channel simultaneous ADC-reducing BOM and layout complexity. |
Use Scenario: Sensorless or Hall-effect-based BLDC commutation with field-oriented control (FOC) in HVAC blowers or power tools. IC Role / Device Role / Timing Role: Central motor controller managing three-phase PWM generation, current sensing, position estimation, and thermal monitoring. Use Value: On-chip MTU3 complementary PWM with automatic dead-time and GPT delay resolution ensures clean gate drive timing and minimizes shoot-through risk. |
| Uninterruptible Power Supplies (UPS) | Renewable Energy Inverters |
|
Use Scenario: Online double-conversion UPS systems requiring fast transfer switching, battery charging control, and line-interactive regulation. IC Role / Device Role / Timing Role: Dual-role controller handling rectifier stage regulation and inverter stage modulation with shared ADC resources and safety monitoring. Use Value: Integrated IEC60730 features (self-test, IWDT, CAC) satisfy Class B safety certification requirements without external supervision ICs. |
Use Scenario: Grid-tied solar microinverters or battery storage inverters demanding high-precision synchronization and harmonic mitigation. IC Role / Device Role / Timing Role: Grid-synchronization controller using USB/SCI for communication and high-resolution PWM for THD-optimized SPWM/SVPWM generation. Use Value: 100-MHz PWM timing and 20-channel 10-bit ADC enable fine-grained modulation and multi-point MPPT sampling within single device. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFP#V0 | 100-pin LQFP, 512 KB flash, 48 KB RAM, includes CAN module; no DPC disabled flag | Supports CAN-based system-level communication (e.g., modular UPS stacks); larger package and higher pin count | Select when CAN bus integration and expanded peripheral count (e.g., extra SCI/RSPI) are required alongside DPC functionality. |
| R5F563TBDDFP#V0 | 100-pin LQFP, 256 KB flash, 24 KB RAM, no CAN, same DPC and ADC capabilities as R5F563T6EDFM#X0 | Matches core control features but lacks CAN; suitable for standalone power modules where communication is via SCI/USB only | Choose for cost-sensitive, space-constrained designs needing identical DPC/ADC/PWM performance without CAN overhead. |
Compared with R5F563T6EDFM#X0, the R5F563TEADFP#V0 adds CAN and memory headroom at the cost of larger footprint and higher BOM, while R5F563TBDDFP#V0 retains full DPC and PWM precision in a functionally equivalent 100-pin variant-making it a direct feature-matched alternative where CAN is unnecessary.
Availability
R5F563T6EDFM#X0 is available at Aetrix Electronics and suitable for industrial switch-mode power supplies, brushless DC motor drives, and uninterruptible power supplies requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F563T6EDFM#X0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and infrastructure markets.
The RX63T Group-including R5F563T6EDFM#X0-is designed specifically for digital power conversion and motor control, integrating hardware accelerators (DPC), high-precision analog (dual 12-bit ADCs), and safety features (IEC60730) into a single 100-MHz MCU platform.
FAQ
What is the maximum operating frequency and CPU performance of the R5F563T6EDFM#X0?
The R5F563T6EDFM#X0 operates at a maximum system clock frequency of 100 MHz. Its RXv1 32-bit CPU delivers 165 DMIPS performance at this speed, supported by a 5-stage pipeline, single-precision IEEE-754 FPU, and ultra-compact variable-length instruction set. This enables deterministic execution of complex digital power control algorithms within tight timing windows.
Does the R5F563T6EDFM#X0 include CAN interface functionality?
No, the R5F563T6EDFM#X0 does not include the CAN module. Per Renesas documentation (R01DS0087EJ0220), CAN is an optional feature excluded in part numbers with "DD" in the option code (e.g., R5F563T6EDFM#X0). Devices with "AD" or "BD" option codes-such as R5F563TEADFP#V0-include the ISO11898-1-compliant CAN controller with 32 mailboxes.
What ADC resources are available on the R5F563T6EDFM#X0?
The R5F563T6EDFM#X0 integrates two 12-bit S12ADB units (totaling 8 channels) and one 10-bit ADA unit (20 channels). It supports simultaneous sampling across up to 7 channels using the dual S12ADB units, includes three sample-and-hold circuits per unit, programmable gain amplifiers (11-step scaling), and window comparators-enabling high-fidelity current/voltage sensing in power conversion systems.
How does the Digital Power Supply Controller (DPC) function in the R5F563T6EDFM#X0?
The DPC in the R5F563T6EDFM#X0 is a dedicated 16-bit fixed-point calculation unit that performs real-time compensator computations for switched-mode power supplies. It accepts inputs directly from the 10-bit ADC, executes robust control algorithms (e.g., PID, Type II/III compensators), and outputs results to PWM timers-offloading the main CPU and ensuring deterministic loop timing critical for stability.
What package type and pin count does the R5F563T6EDFM#X0 use?
The R5F563T6EDFM#X0 uses the PLQP0064KB-A package: a 64-pin LQFP with 10 × 10 mm body size, 0.5-mm pitch, and exposed thermal pad. This compact footprint supports high-density industrial PCB layouts while providing access to essential peripherals including MTU3/GPT PWM outputs, dual ADC inputs, USB, SCI, and DPC control signals.
R5F563T6EDFM#X0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX63T
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 39
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563T6EDFM#X0 FAQ
1.How can I place an order for R5F563T6EDFM#X0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563T6EDFM#X0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563T6EDFM#X0 reliable?
The price and inventory of R5F563T6EDFM#X0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563T6EDFM#X0 is usually 5 days.
3.What payment methods are accepted for R5F563T6EDFM#X0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563T6EDFM#X0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563T6EDFM#X0?
R5F563T6EDFM#X0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563T6EDFM#X0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563T6EDFM#X0?
For technical support, including R5F563T6EDFM#X0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563T6EDFM#X0 requirements.
6.How does Aetrix verify that R5F563T6EDFM#X0 is sourced from the original manufacturer or authorized distributors?
All R5F563T6EDFM#X0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563T6EDFM#X0 meets industry standards.
7.What is the process for return or replacement of R5F563T6EDFM#X0?
All R5F563T6EDFM#X0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563T6EDFM#X0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563T6EDFM#X0 part is unused and in its original packaging.
Return procedure for R5F563T6EDFM#X0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563T6EDFM#X0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

