Renesas R5F563T6EGFL#V0
- Part No.:
- R5F563T6EGFL#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
R5F563T6EGFL#V0.pdf
- Description:
- 32BIT MCU RX63TL 64K QFP48 -40/1
- Quantity:
- Payment:

- Shipping:

Inventory:2,944
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F563T6EGFL#V0 from Renesas Electronics is a 100-MHz 32-bit RX CPU-based microcontroller with integrated FPU, 512 KB on-chip flash, 48 KB SRAM, dual 12-bit ADCs (with programmable gain amplifiers and window comparators), one 10-bit 20-channel ADC, two 10-bit DACs, and CAN interface - designed for real-time digital power supply control in industrial motor drives and inverters.
For engineers reviewing the R5F563T6EGFL#V0 datasheet, R5F563T6EGFL#V0 pinout, R5F563T6EGFL#V0 application, or R5F563T6EGFL#V0 equivalent, this MCU delivers deterministic PWM timing (312-ps resolution), IEC60730-compliant self-diagnostic features, simultaneous 7-channel ADC sampling, and dedicated digital power supply controller (DPC) hardware acceleration for switched-mode power supply regulation.
Technical Context
The R5F563T6EGFL#V0 implements the RXv1 CPU core with Harvard architecture, 5-stage pipeline, and IEEE-754 single-precision FPU - enabling 165 DMIPS at 100 MHz. It integrates MTU3 and GPT timers supporting three-phase complementary PWM with hardware dead-time insertion and phase-shifted synchronization.
Its analog subsystem includes two independent 12-bit S12ADB units (each with 4 channels, 3 sample-and-hold circuits, amplifier, comparator) and one 10-bit ADA unit (20 channels, 100-MHz conversion clock), all coordinated via DTC and trigger routing from MTU3/GPT for synchronized sampling and control loop closure.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv1 32-bit CISC Harvard, 100 MHz max, 165 DMIPS, IEEE-754 FPU |
| Memory | 512 KB flash (no-wait @100 MHz), 48 KB SRAM (no-wait), 32 KB data flash (100k erase cycles) |
| ADC System | Dual 12-bit S12ADB (4 ch × 2 units, 3× S/H, PGA, window comparator); one 10-bit ADA (20 ch, 0.5 µs/ch @100 MHz) |
| PWM Timing | GPT supports 312-ps PWM edge delay resolution at 100 MHz ICLK; MTU3/GPT generate non-overlapping 3-phase waveforms with auto-dead-time |
| Digital Power Control | Dedicated DPC unit performs fixed-point compensator calculations using 10-bit ADC results - offloads CPU in SMPS feedback loops |
| Communication | CAN 2.0B (32 mailboxes), USB 2.0 FS (12 Mbps), 5× SCI, 2× RIIC, 2× RSPI, 1× I2C/SMBus |
| Operating Range | –40°C to +85°C (D version), 4.0–5.5 V main supply, 3.0–3.6 V USB supply, AVCC 4.0–5.5 V |
Pinout & Package
Package: PLQP0144KA-A, 144-pin LQFP (20 mm × 20 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / VSS | Power / Ground | Main digital supply (4.0–5.5 V) and return; separate AVCC/AVSS for analog domains |
| MTIOC0A / MTIOC0B | MTU3 Channel 0 Output | Complementary PWM output pair for 3-phase inverter leg control with hardware dead-time |
| ADTRG0 / ADTRG1 | ADC Trigger Inputs | External or timer-synchronized start signals for S12ADB and ADA conversion groups |
| TXD0 / RXD0 | SCI0 Serial Interface | Asynchronous UART communication channel supporting LIN protocol and baud rate generation |
| CAN_TX / CAN_RX | CAN Physical Layer | Differential transceiver pins compliant with ISO11898-1; require external termination and biasing |
| DA0OUT / DA1OUT | DAC Analog Outputs | 10-bit voltage outputs (0–VREF) for reference generation or analog feedback injection |
Key Features
| Feature | Design Value |
|---|---|
| Digital Power Supply Controller (DPC) | Hardware-accelerated 16-bit fixed-point calculation engine using 10-bit ADC inputs - enables sub-µs compensator updates in SMPS control |
| IEC60730 Compliance Support | Integrated oscillation-stop detection, CRC calculator, IWDT with dedicated LOCO, ADC self-diagnostic (VREFL/VREFH/½VREFH generation) |
| Simultaneous Multi-ADC Sampling | Three independent ADC units (2× S12ADB + 1× ADA) triggered synchronously for 7-channel concurrent acquisition in motor current/voltage sensing |
| Precision PWM Timing | GPT PWM edge delay adjustable in 312-ps increments (at 100 MHz) - enables fine-grained dead-time tuning and gate driver skew compensation |
| Robust Timer Architecture | MTU3 supports phase-counting mode and automatic A/D trigger generation; POE3 enables hardware fault shutdown of PWM outputs on overcurrent detection |
Applications
| Industrial Motor Drives | Switched-Mode Power Supplies |
|---|---|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC blowers and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, synchronized sampling of motor phase currents/voltages, and generation of three-phase PWM with <100 ns dead-time precision. Use Value: Enables >98% inverter efficiency and <5% torque ripple through deterministic 100-MHz PWM timing and simultaneous 7-channel ADC capture. |
Use Scenario: Digital control of isolated DC-DC converters (e.g., LLC resonant, phase-shifted full-bridge) in telecom and server PSUs. IC Role / Device Role / Timing Role: DPC unit computes PID/lead-lag compensators using 10-bit ADC feedback; GPT/MTU3 generate precisely timed gate drive signals with adaptive dead-time. Use Value: Reduces compensator latency by 60% vs. software-only implementation, enabling >500 kHz switching frequency stability under load transients. |
| Uninterruptible Power Supplies | Renewable Energy Inverters |
Use Scenario: Bidirectional AC/DC conversion and battery charging management in online UPS systems. IC Role / Device Role / Timing Role: Dual-role controller managing rectifier (AC→DC) and inverter (DC→AC) stages; uses CAN for battery BMS communication and USB for firmware updates. Use Value: Single-chip solution eliminates dual-MCU architecture, reducing BOM cost and PCB area while maintaining IEC62040-3 compliance via built-in self-test functions. |
Use Scenario: Grid-tied solar string inverters requiring anti-islanding detection, reactive power control, and harmonic mitigation. IC Role / Device Role / Timing Role: High-resolution ADC sampling (12-bit + 10-bit) captures grid voltage/current harmonics; CRC and IWDT ensure functional safety per IEC61000-3-2/15. Use Value: Meets Class A harmonic limits up to 40th order via synchronized 200 kSPS sampling and real-time FFT preprocessing in DPC-assisted firmware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F563TEADFB#V0 | Same package (144-pin LQFP), identical peripherals, but includes CAN module; R5F563T6EGFL#V0 lacks CAN | Required where CAN bus communication with BMS or PLC is mandatory; not suitable if CAN is unused and cost reduction is critical | Select R5F563TEADFB#V0 only when CAN interface is needed - otherwise R5F563T6EGFL#V0 offers lower unit cost and same analog/PWM capability |
| R5F563TBADFB#V0 | Same footprint, but reduced memory: 256 KB flash / 24 KB RAM; no DPC unit; only one 12-bit ADC unit (4 ch) | Suitable for cost-sensitive motor control without digital power supply functions or multi-sensor fusion requirements | Choose R5F563TBADFB#V0 for simpler inverters or fans where DPC, dual 12-bit ADC, or 512 KB code space are unnecessary |
Compared with R5F563TEADFB#V0, R5F563T6EGFL#V0 removes CAN but retains full DPC, dual 12-bit ADC, and 512 KB flash - making it optimal for pure digital power control. Against R5F563TBADFB#V0, R5F563T6EGFL#V0 doubles flash/RAM and adds DPC and second ADC unit - essential for complex SMPS with adaptive loop tuning.
Availability
R5F563T6EGFL#V0 is available at Aetrix Electronics and suitable for industrial motor drives, switched-mode power supplies, uninterruptible power supplies, and renewable energy inverters requiring stable component supply across extended product lifecycles.
Supply support for R5F563T6EGFL#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and infrastructure markets.
The RX63T Group - including R5F563T6EGFL#V0 - was engineered specifically for high-precision digital power conversion and motor control, integrating hardware accelerators (DPC), safety features (IEC60730), and analog subsystems optimized for real-time closed-loop performance.
FAQ
What is the operating temperature range for the R5F563T6EGFL#V0?
The R5F563T6EGFL#V0 is rated for –40°C to +85°C (D version). It uses a 4.0–5.5 V main supply and supports AVCC at 4.0–5.5 V. Derating guidance for operation above +85°C is available from Renesas upon request, but the R5F563T6EGFL#V0 itself is not qualified for the G-version (–40°C to +105°C) temperature grade.
Does the R5F563T6EGFL#V0 include a CAN interface?
No, the R5F563T6EGFL#V0 does not include a CAN module. Its part number suffix "T6" and absence from the "CAN module included" rows in Table 1.3 of R01DS0087EJ0220 confirm it belongs to the CAN-disabled variant group. For CAN capability, select R5F563TEADFB#V0 or other "TE"/"TC"/"TB" parts with "E" or "C" in the third character.
What ADC resources are available on the R5F563T6EGFL#V0?
The R5F563T6EGFL#V0 integrates two 12-bit S12ADB units (4 channels each, with 3 sample-and-hold circuits, programmable gain amplifier, and window comparator per unit) and one 10-bit ADA unit (20 channels, 0.5 µs conversion time at 100 MHz clock). All three ADC units support simultaneous triggering for synchronized multi-sensor acquisition.
How does the Digital Power Supply Controller (DPC) in the R5F563T6EGFL#V0 function?
The DPC in the R5F563T6EGFL#V0 is a dedicated hardware accelerator that performs 16-bit fixed-point compensator calculations (e.g., PID, lead-lag) using inputs from the 10-bit ADC. It operates independently of the CPU, enabling sub-microsecond control loop updates - critical for stabilizing high-frequency SMPS topologies like LLC resonant converters.
What package type and pin count does the R5F563T6EGFL#V0 use?
The R5F563T6EGFL#V0 uses the PLQP0144KA-A package: a 144-pin LQFP measuring 20 mm × 20 mm with 0.5 mm pitch. This package provides 81 GPIO pins, including 27 open-drain outputs and 29 dedicated input pins, and supports full peripheral mapping including USB, RSPI, RIIC, SCI, and dual ADC subsystems.
R5F563T6EGFL#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- RX600
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RX
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- EBI/EMI, I2C, LINbus, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 25
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x12b; D/A 2x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F563T6EGFL#V0 FAQ
1.How can I place an order for R5F563T6EGFL#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F563T6EGFL#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F563T6EGFL#V0 reliable?
The price and inventory of R5F563T6EGFL#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F563T6EGFL#V0 is usually 5 days.
3.What payment methods are accepted for R5F563T6EGFL#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F563T6EGFL#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F563T6EGFL#V0?
R5F563T6EGFL#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F563T6EGFL#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F563T6EGFL#V0?
For technical support, including R5F563T6EGFL#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F563T6EGFL#V0 requirements.
6.How does Aetrix verify that R5F563T6EGFL#V0 is sourced from the original manufacturer or authorized distributors?
All R5F563T6EGFL#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F563T6EGFL#V0 meets industry standards.
7.What is the process for return or replacement of R5F563T6EGFL#V0?
All R5F563T6EGFL#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F563T6EGFL#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F563T6EGFL#V0 part is unused and in its original packaging.
Return procedure for R5F563T6EGFL#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F563T6EGFL#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

